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Abstract 
 
As interest in the possibilities of creating systems which can mimic the operation of 
biological nervous systems grows, small area, low power devices are required which can 
replicate the important features observed of neural cells. In addition, as advancements in 
CMOS technology become more challenging and expensive, alternative uses for existing 
silicon processing technologies and alternative computational paradigms are required, as 
indicated by the ITRS roadmap. 
In this thesis, three separate neural devices, capable of implementing the pertinent features of 
their biological counterparts, are described. The first is a compact silicon synapse, consisting 
of either two or three series connected MOSFETs, compatible with spike based 
communication methods. Plasticity is impleme`nted through an adjustable weight voltage, 
VW, which controls the amount of charge in the synapse. Short term depression and refraction 
are possible through a second control voltage, VP, which sets the rate at which the synaptic 
charge is replenished, with recovery times comparable to biology - between 0.5us and 10ms 
possible. With a transitor count of 3 and circuit area of 2.1µm x 6.2µm, the synapse is, to the 
author’s knowledge, the most compact of any such device reported to date, while offering the 
same level of functionality. 
A neuron circuit, requiring three MOSFETs, is capable of summing excitatory and inhibitory 
synaptic inputs from the synapse cell, generating biologically plausible post synaptic 
potentials (PSPs). A MOSFET biased in subthreshold provides a method of adjusting the 
decay time of the PSP. The addition of a two stage CMOS inverter allows the neuron to 
generate spike outputs when the triggering voltage of the cell has been reached. 
A circuit for the implementation of an axonal delay, requiring only 5 transistors, is also 
described. Leakage through a subthreshold MOSFET creates a delay path between the output 
of a presynaptic neuron and the input of a post synaptic neuron, where delay times between 
10s of milliseconds and 10s of nanoseconds are possible. 
Theoretical analysis, using parameters extracted from test MOS devices, is used to describe 
the operation of each device. Simulation results and results taken from fabricated chips 
confirm the validity of the approach. 
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Methods by which the individual cells can be connected together to create larger scale 
networks are described, and a number of the issues associated with VLSI neural systems are 
considered. 
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φ𝑠 Semiconductor surface potential V 
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VG Gate voltage V 
VGS Gate-source voltage V 
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VLEAK Neuron leakage voltage V 
VM Inverter triggering voltage V 
Vmg Mid-gap voltage V 
VN Axon circuit capacitor node voltage V 
Vo Semiconductor oxide voltage drop V 
VP Synapse charge recovery control voltage V 
VPRES Presynaptic voltage pulse  V 
VPSP Neuron postsynaptic potential V 
VRR Resting potential of VIN node V 
VSS Negative supply voltage V 
Vsub MOSFET substrate bias V 
VT Threshold voltage V 
VW Synapse weight voltage V 
VWi Inhibitory weight  voltage V 
W MOSFET width m 
Wd Depletion layer width m 
Wdf Equilibrium depletion width m 
VI 
 
Wdo Depletion layer width in deep depletion m 
β MOSFET gain factor A/V 
γ  Body effect factor V1/2 
δ Channel depth m 
ΔT Pulse width of VPRES s 
ΔVPSP Change in PSP in response to a single input V 
ΔVT Shift in threshold voltage due to substrate bias V 
ε0 Permittivity of Free Space Fm-1 
εox Relative Permittivity of Silicon Dioxide - 
εsi Relative Permittivity of Silicon - 
λ Channel length modulation factor V-1 
μ mobility m2V-1s-1 
τfPSP Fall time of VPSP s 
τr1 Subthreshold rise time of VIN s 
τr2 Above threshold rise time of VIN s 
τrPSP Rise time of VPSP s 
τs Three terminal synapse charge recovery time s 
Φb Bulk Potential eV 
Φm Metal Work Function eV 
Φms Work function difference eV 
Φs Semiconductor Work Function eV 
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Chapter 1: Introduction 
 
1.1 Background 
 
The proliferation of silicon transistors since the middle of the twentieth century has 
underpinned a prolonged and continuing increase in the computational power available to 
humans. The semiconductor industry has successfully kept pace with the prediction made in 
the 1960s by Gordon Moore that the density of integrated circuits would double every 18 
months. At present, the International Technology Roadmap for Semiconductors (IRTS) [1] 
outlines how the industry will continue to pursue Moore’s Law past the current 45nm 
generation, to 18nm in 2015 and beyond. In addition to this, the roadmap acknowledges that 
scaling cannot continue indefinitely. The concept of ‘More than Moore’ was introduced in 
2005 to describe devices and systems which could exploit existing semiconductor 
technologies in unique and diverse ways.  Such ‘functional diversification’ includes System 
in Package (SiP), Microelectromechanical Systems (MEMS), RF technologies, sensors, 
actuators and biotechnology.    
While the semiconductor industry was undergoing a rapid expansion, improvements in the 
field of molecular biology, electrophysiology, electron microscopy and computational 
neuroscience produced substantial improvements in the understanding of the structure and 
operation of the brain [2]. The molecular components responsible for the growth and 
modification of neural cells and connections were identified. At the cellular level, advances 
in electronics allowed for the electrical characteristics of individual neurons to be measured. 
Higher level brain functions such as vision, hearing, learning and memory were studied under 
the field of systems neuroscience. 
The modern microprocessor can perform mathematical calculations which are orders of 
magnitude more complex than those which can be computed by the human brain, at a far 
greater speed. Despite this, there exist several areas in which the operations of the brain 
appear to be superior to those of a computer. These include visual and auditory processing, 
language, independent learning, pattern recognition and classification [3]. The superiority of 
the brain in these situations is thought to be due to the manner in which information is 
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processed. The massively interconnected network of neurons and adaptive synapses in the 
brain allows for large volumes of information to be processed in parallel, as opposed to the 
more serial, algorithmic processing employed by conventional microprocessors. The need for 
further research into biologically inspired systems is recognised and supported by a number 
of international programmes, including EPSRC’s ‘Grand Challenges in Microelectronic 
Design 4: Building Brains’ [4], DARPA’s ‘SyNAPSE’ project [5]   and the EU’s FP7 FET 
‘Brain Inspired ICT’ call [6].  
The appreciation of the processing capabilities of biological systems led to the formation and 
growth of the field of neural networks. The neural network is a processing paradigm inspired 
by the way in which biological systems operate. Networks of individual processing elements 
work in parallel to solve problems. Generally the target problem is one which cannot readily 
be solved using conventional processing techniques. More recently, the field of neuromorphic 
engineering has emerged. Electronic circuits are created which attempt to mimic the 
processes, functions and architectures present in biological systems; in order to create 
artificial neural systems which closely resemble their biological counterparts. 
 
1.2 Neural networks 
 
In order to properly discuss the topic of artificial neural networks (ANNs), it is first necessary 
to consider the structure and operation of biological neural networks. An overview of the 
components and important features of a biological neural network is presented in this section, 
followed by an introduction to the field of artificial neural networks and their 
implementations in software and hardware. 
 
1.2.1 Biological neural networks 
 
A typical biological neuron consists of a cell body known as soma, an axon and a network of 
dendrites; as illustrated in Figure 1.1. A synaptic connection is formed between two neurons 
when the axon of a presynaptic neuron forms a junction, known as a synaptic cleft, with a 
dendrite of a postsynaptic neuron. Interneuron communication is achieved through chemical  
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Figure 1.1 - A typical neuron cell. 
transmissions across the synaptic cleft. Voltage gated calcium (Ca) channels control the 
release of neurotransmitters from the presynaptic side into the synaptic cleft. Receptors on the 
postsynaptic side of the synaptic gap bind with neurotransmitter molecules, opening, or 
closing, ion channels, which affects the membrane potential of the postsynaptic neuron. 
Multiple synaptic transmissions are temporally summed in the soma, which has a typical 
resting potential of -65mV. Synapses can be either excitatory or inhibitory, depending on the 
types of receptors involved, which increase or decrease the membrane potential. If the 
combined synaptic inputs increase the membrane potential, commonly referred to as the 
postsynaptic potential (PSP), above a certain threshold level, the neuron is said to fire and an 
action potential is generated. The action potential is propagated along the axon, where 
synaptic connections to neighbouring neurons are activated. Figure 1.2 demonstrates the 
membrane voltage response to three successive synaptic inputs, with the third initiating the 
generation of an action potential. Following the generation of an action potential, the neuron 
enters into a refractory period, typically several milliseconds in length, during which the cell 
membrane potential does not change in the presence of additional synaptic inputs. 
The human brain contains in the order of 1011 neurons [7], each with up to 103 associated 
synapses. From a topological standpoint, the number of synapses dominates the neural 
architecture. The synapse is also responsible for learning and adaption in neural systems, 
through the modulation of the synaptic strength, also referred to as the weight. The strength 
of a synaptic connection can be increased (potentiated) or decreased (depressed) to alter the 
influence it has over an individual neuron.  A strong synapse would be able to trigger a 
neuron’s action potential in the absence of other synaptic inputs, whereas a particularly weak 
synapse may have no net effect on the membrane voltage. One postulate which describes how 
weight updates can take place is Hebbian Learning [2].  
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Figure 1.2 - Response of post synaptic potential (PSP) to three synaptic inputs and action potential 
generation. 
Hebb’s rule states that the strength of connection between two neurons will be increased if 
the presynaptic neuron repeatedly contributes to the firing of the postsynaptic neuron. 
There are a number of ways in which synaptic weights can be changed. Short term 
potentiation and depression (STP/STD) temporarily increase or decrease respectively, the 
synaptic weight following an initial synaptic event. The duration of such short term events is 
typically between ten milliseconds and several minutes, after which time the synaptic weight 
returns to its initial value [8]. Long term potentiation and depression (LTP/LTD) induce 
permanent changes in synaptic weights in response to extended periods of synaptic activity. 
One of the most widely studied mechanisms for long term weight changes is spike timing 
dependent plasticity (STDP), which is a more specific form of Hebbian Learning. The 
relative timing of presynaptic and postsynaptic spikes governs the magnitude and direction of 
the synaptic weight change [9-11]. For an excitatory synapse, the occurrence of a presynaptic 
action potential shortly before a postsynaptic action potential results in an increased weight. 
Depression occurs if postsynaptic firing, at time tpost, occurs before presynaptic firing, at time 
tpre. The magnitude and direction of weight changes are illustrated in Figure 1.3. 
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Figure 1.3 - Illustration of STDP for an excitatory synapse. 
1.2.2 Artificial neural networks 
 
Artificial neural networks, more commonly referred to simply as neural networks, are 
computational devices which are inspired by, and attempt to emulate, the operation of 
biological neural systems. Massively interconnected networks of simple processing elements 
(neurons) work in parallel to solve a given problem; weighted synaptic connections between 
neurons store information. The learning process alters these synaptic weights based upon 
some predefined learning rule, in order to find the optimal solution to the problem(s) being 
solved. Neural networks are commonly employed in problem areas where an algorithmic 
solution either does not exist, or is too complex to be found. They are also highly versatile. 
Properly trained, a single network can perform a variety of tasks including classification, 
regression, clustering and forecasting. Most commonly implemented in software, current 
applications include control systems [12], robotics [13], cancer detection [14], pattern 
recognition [15, 16], image processing [17], forecasting [18] and face detection [19]. 
A schematic view of a typical neuron is shown in Figure 1.4. The output of the summing 
junction can be described mathematically: 
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Figure 1.4 - A typical neuron with inputs x1 - xn, corresponding synaptic weights w1 - wn and output y. 
 
𝑣 = ∑ 𝑥𝑗
𝑛
𝑗=1
𝑤𝑗  (1.1) 
The activation function determines the relationship between the sum of the inputs and the 
neuronal output. The first generation of neurons, McCulloch-Pitts neurons, employed a 
simple step function for this purpose, outputting either a 0 or 1. The second generation of 
neural networks introduced continuous activation functions, which allowed for analog inputs 
and outputs to be used. Linear activation functions can be used, but the most common type of 
activation function is the sigmoid function, of which the logistic function is an example:  
 
𝛹(𝑥) =
1
1 + exp(−𝑎𝑥)
 (1.2) 
where a is the slope parameter which can be adjusted to change the shape of the function.  
An example of the type of connectivity employed in a neural network can be seen in Figure 
1.5, which shows a fully connected feed-forward network, in which information is only 
transmitted in the forward direction from inputs to outputs. Networks which include feedback 
paths are also widely used, as feedback is believed to be an important component of the 
learning process in real neural networks. 
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Figure 1.5 - A fully connected feedforward neural network. 
The first two generations of neural networks were able to successfully replicate a number of 
the key features of neural systems; including plasticity, summation and thresholding; to solve 
a variety of complex problems. They have been demonstrated to out-perform conventional 
techniques, such as regression analysis, in areas where the input data is highly non-linear, or 
where robust statistical data is not available [20, 21]. Neurological research suggests that a 
large part of the computational power of the brain stems from its ability to process large 
numbers of spiking signals in parallel, where the relative timing of signals plays a crucial part 
[22]. These temporal dynamics are not taken into account in the neural network models 
previously outlined. As a result of this, a third generation of neural networks was conceived, 
where the timing of spikes could be factored into the computations, known as spiking neural 
networks (SNNs). It has been demonstrated that networks of spiking neurons are 
computationally more powerful than equivalent networks of static neurons [23]. 
To date, a significant amount of work has been done in this area, with both software [24-28] 
and hardware [29-32] based solutions being presented. A software approach to the problem is 
the easier of the two to implement, but a hardware solution offers a greater degree of realism 
and potential benefits in terms of speed and parallelism. The computational resources 
required by software approaches increase significantly as the size of the simulated network 
grows. This requires either a reduction in operating speed or additional processing power. 
With hardware implementations, increasing the size of the network increases the complexity 
of the design process, but the speed of operation need not be affected. The serial nature of 
modern computer processors means that it is not possible to simulate a truly parallel, real-
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time network using a software based approach, whereas parallelism and real-time operating 
can be engineered into a hardware base approach. 
When considering third generation neural hardware, a number of significant problem areas 
present themselves. The vast scale and massive connectivity of the brain dictates that any 
neural circuitry created should occupy the minimum possible circuit area and consume the 
minimum possible power. Secondly, successful neural hardware must be able to correctly 
emulate a range of neural processes: spatial and temporal summation, thresholding, plasticity, 
refractory periods and learning; all of which are thought to play a role in the computational 
power of the brain. A third problem area is that of interconnection. Conventional metal 
interconnect techniques are unsuited for implementing such a high degree of connectivity. 
Novel methods are required and several possible solutions have been put forward, including 
3-D [33], optical [34] and RF [35] interconnects; Address Event Representation [7, 31], 
Multiple Valued Logic [36], Network on Chip [37-39] and Pulsed Wave Interconnect [40] 
systems. 
 
1.3 Current status of neural networks in VLSI 
 
Existing VLSI techniques provide a range of resources for implementing neural systems. The 
field of neuromorphic engineering aims to replicate the functionality of biological systems 
using custom silicon chips [32, 41-56]. Analog, digital and mixed-signal implementations of 
neuromorphic hardware are possible, all of which are constrained by issues such as 
adaptability, flexibility, scalability and maximisation of speed relative to conventional 
sequential processors. Neural computing primitives (neurons/synapses) can be realised in a 
smaller footprint using analog VLSI than in digital. However, efficient communication 
between individual cells is more effectively handled through a digital implementation. Digital 
techniques also offer high computational precision, high reliability, and high 
programmability. While analogue and digital techniques each offer particular advantages, 
they also have their own drawbacks. Digital implementations can be computationally slower 
than equivalent analog circuits, requiring larger amounts of silicon and consuming more 
power. Analog technologies are sensitive to noise and susceptible to interference and process 
variations. Hybrids of analogue and digital techniques for the implementation of neural 
networks have shown some potential [46, 48, 51, 57, 58]. Using a hybrid approach to VLSI 
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neural circuits enables neuromorphic engineers to build dense integrated networks of silicon 
neurons that run in real time, while capturing the computational power and efficiency of 
biological neural systems.  
Silicon models of specific areas of the nervous system have been built which can perform 
massively parallel signal processing. Such implementations include retina chips [49, 59, 60],  
silicon cochlear [61-63], auditory midbrain [64], motion sensing [65-68], and olfaction chips 
[69]. The silicon retina by Mahowald and Mead [49] detects the contours of a moving 
stimulus, generating only analogue output. The silicon retina by Zaghloul and Boahen [55, 
60], contains a 6096 array of phototransistors and processing circuits, which is able to 
generate spiking outputs that mimic the responses of ON-sustained and OFF-sustained retinal 
ganglion cells. More recently, Koickal et al. [69] presented an analogue VLSI 
implementation of an adaptive neuromorphic olfaction chip with on-chip chemosensor array 
and sensor interface. An on-chip spike time dependent learning circuit is used to dynamically 
adapt weights for odour detection and classification. Rasche [52] described an adjustable and 
excitable network of spiking units, designed to fit into a multichip neuromorphic system 
which can perform different visual tasks, such as contour detection, contour propagation, 
image segmentation and motion detection [70]. 
To implement higher levels of processing and cognition, a number of multichip approaches 
and communication protocols between chips have been reported [51, 71-75]. These 
neuromorphic systems employ a similar design strategy as their biological counterparts - 
local computations are performed in analogue and the results are communicated by using all-
or-none binary events (spikes). A common communication protocol for neuromorphic chips 
is the address–event representation (AER) system [7, 31, 76-81], which uses time-
multiplexing to emulate extensive connectivity between neurons. An address encoder 
generates a unique binary address for each neuron when it spikes. A digital bus transmits 
these addresses to the receiving chip where an address decoder selects the corresponding 
location. The protocol is asynchronous, with the time that the address appears on the bus 
encoding the spike time directly. Choi et. al. [71] proposed a neuromorphic multichip 
implementation of orientation hypercolumns in the mammalian primary visual cortex, which 
consists of a single silicon retina feeding multiple orientation selective image filtering chips 
[72]. Each chip contains a 2-D array of neurons tuned to the same orientation and spatial 
frequency, but different retinal locations. All chips operate in continuous time and 
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communicate with each other using spike-encoded inputs and outputs which are transmitted 
by the digital asynchronous AER protocol.  
A number of large scale projects are being undertaken which aim to simulate the operation of 
large number of neural cells in as realistic a manner as possible, although each approach does 
have its particular limitations. The Blue Brain project [82] utilises Blue Gene supercomputers 
to simulate, down to a molecular level, the neocortical column of a rat. While this is a useful 
project, in that it aims to further understanding of the architecture and functionality of the 
brain, it is more focused on the biological side, rather than on potential applications. The 
SpiNNaker system aims to simulate up to a billion neurons in real time [83-86]. Many 
thousands of independent multi-core processers can be connected together in a highly 
parallel, fault-tolerant architecture, to implement a range of neural models. One disadvantage 
of this approach is that while it is possible to accurately model neurons and synapses when 
working with a small network, as the size of the system is scaled up, the level of biological 
plausibility has to be compromised. The FACETS project aims to investigate novel 
computational paradigms through wafer scale integration of large numbers of high speed 
analog processing elements [87-91]. The aim is to produce arrays of chips, each containing 
384 neurons and 100,000 synapses, on a single silicon wafer, with biological experiments and 
computer modelling supporting the hardware effort. As with the Blue Brain project, one of 
the main aims of FACETS is to gain an insight into the computational principles of the brain, 
rather than to create neural systems that can be used to solve particular problems. However, 
this does not preclude the possibility of such networks emerging as a by-product of the 
research process. In addition, each of the above implementations have large overheads in 
terms of physical space required, cost and power consumption. 
 
1.3.1 Neurons 
 
A number of different approaches to modelling neurons in hardware have been attempted 
over the years, several of which are shown in Figure 1.6. The circuit diagrams shown are 
taken from the literature. One approach has been to build highly accurate circuits based upon 
mathematically described formalisations of neural activity, such as the Hodgkin-Huxley or 
FitzHugh-Nagumo equations [92-99]. However, the circuit area needed to achieve such a 
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high level of biological plausibility makes any such implementation unsuitable for a VLSI 
system. 
The majority of work in the area uses the phenomenological approach, whereby circuits are 
constructed which implement the computationally important features of biological neurons 
(spiking, plasticity, leakage etc), as efficiently as possible. An axon-hillock circuit proposed 
by Mead consists of an integrating capacitor connected to two inverters, a feedback capacitor, 
and a reset transistor driven by the output inverter [100].  An output spike is generated when 
the voltage across the integrating capacitor reaches the switching threshold of the first 
inverter. The approach shown in [101] (Figure 1.6a) comprises a neuron circuit made up of 
19 MOSFETs which is integrated into a learning system capable of implementing back 
propagation. Han proposed the circuit in [102] (Figure 1.6i), where an electrically 
programmable conductance is used to implement the neuron cell. A simplistic integrate and 
fire neuron, compatible with the AER communication system is presented in [7] (Figure 
1.6d). This requires a smaller number of MOSFETs than in previously described work. 
Excitatory and inhibitory synaptic activity is achieved in [103] (Figure 1.6b), where a spiking 
neuron cell is described which consumes only 5 transistors and 2 capacitors. Wijekoon et al 
presented an oscillator circuit in [104] (Figure 1.6f)  which, by implementing the Izhikevich 
equations [105], can simulate the shapes and patterns of a range of cortical cells, requiring 14 
MOSFETs and two capacitors. Neural oscillators are also discussed in [106] (Figure 1.6j) and 
[107] (Figure 1.6e), where several models of neural behaviour are considered.  
Several circuits have been reported which concentrate on minimising the power consumption 
of the neural circuitry. Aunet et al [108]  present a three input subthreshold CMOS preceptron 
circuit using 6 MOSFETs (Figure 1.6c), which has a threshold that can be adjusted in real-
time. A floating gate structure is used in [109] (Figure 1.6h)  to implement spiking at a rate 
comparable to biological neurons, with currents as low as 2pA. 
A range of more complex integrate and fire neurons circuits have been presented which 
implement a greater number of useful features - variable threshold voltages, variable 
refractory periods and output pulse durations; spike frequency adaptation, temporal 
summation and controllable leakage paths [29-31, 110-112]. (Figure 1.6g, k and l)  It is this 
variety of circuit which shows the most potential for VLSI neural hardware.  
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Figure 1.6 - Neuron circuits. (a) [101], (b) [103], (c) [108], (d) [7], (e) [107], (f) [104], (g) [31], (h) [109], (i) 
[102], (j) [106], (k) [111], (l) [112]. 
13 
 
Each of the circuits listed above has some limitations in terms of their ability to create 
biological plausible neural cells. Some require large amounts of silicon area (g, h, i, k) or 
bulky control circuitry to operate (a, e,). While not necessarily prohibitively large, further 
reductions in circuit size are required for progress towards biological scale networks to 
continue. Other crcuits either fail to implement certain important biological functions (c, d, f, 
h, i, j, l) or are not able to fully interface with spiking neural systems without some 
modifications (b, g, k, l). 
 
1.3.2  Synapse circuits 
 
A range of circuits have been presented which attempt to replicate the function of synapses in 
hardware. These include CMOS circuits [29-31, 80, 110, 113-116], floating gate devices [32, 
117-119] and nanoscale devices [120]. The most common approach is to utilise CMOS 
technology to implement the dynamics and properties associated with a synapse. The 
complexity and capability of the circuits varies, with each able to implement different 
synaptic features, including facilitation and depression [29, 113]; plasticity, on both short 
[121, 122] and long time scales [31, 80]; learning and adaptation. Indiveri et al proposed a 
highly functional synapse in [31], requiring thirty three transistors and three capacitors. Short 
term depression of the synaptic weight is achieved by using an adjustable local gain control 
mechanism, which reduces the weight voltage following each presynaptic input. An STDP 
circuit compares the relative timings of the pre and postsynaptic inputs and adjusts the weight 
voltage accordingly. The problem of long-term weight storage is solved by the use of a 
bistability circuit which drives the synaptic weight to one of two fixed values.  
The use of CMOS technology has several advantages in that it is well understood, readily 
accessible and there are a range of design tools available to aid in development of circuits. 
The downside is that existing circuits require relatively large numbers of transistors, with a 
number requiring area consuming capacitors for weight storage. Of the circuits discussed, the 
smallest [29], has dimensions of approximately 8µm x 6µm in a 0.35um CMOS process. 
Another approach has been to utilise floating gate devices to act as artificial synapses. A 
single floating gate transistor can be engineered to store a non-volatile synaptic weight value,  
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Figure 1.7 - Cross section of floating gate pMOS synapse [119]. Charge is added through electron 
tunnelling and removed through hot-electron injection. 
with bidirectional memory updates achievable through hot electron injection and Fowler-
Nordheim tunnelling [119].  
The device, shown in Figure 1.7, is examined in more detail in [123]. The weight update rule 
for a floating gate pFET synapse is considered, where correlation between weight and drain 
voltages dictates the equilibrium weight voltage.  
Unsupervised learning in an array of floating gate MOS synapses has been demonstrated, 
with weight update rules derived from MOS physics [124]. The increase in packing density 
afforded by the use of floating gate circuits is substantial. Fewer components are required 
than in any of the CMOS based approaches previously mentioned. However, this advantage 
is offset by the need for control circuitry to regulate the processes of adding or removing 
charge from the floating gate, which consumes a large amount of area. Another limiting 
factor is the rate at which weight updates can occur. Current technology allows for an array 
of such synapses to be programmed in under 3 seconds [125]. While the speed of operation is 
improving, it is still far from the millisecond rate of operation of biological systems. In 
general, the existing synaptic circuitry either consumes too much area, given that synapses 
will be far more numerous than neurons in any network implementation, or do not fully 
implement the required range of features seen in biological synapses. 
 
1.3.3 Axonal Delay 
 
In the field of neuromorphics, the operation of the brain is often simplified so that only the 
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interactions of synapses and neurons are deemed necessary for successful implementations. 
However, it has been demonstrated that the delay introduced due to the propagation of signals 
along an axon plays a role in the computation performed by the brain. One area where this is 
evident is in the localisation of sound [126]. A number of models have been proposed to 
explain this phenomenon [127-130]. One conclusion reached is that for computational models 
of auditory processes to be accurate, a range of axonal delays are required. 
 
Several circuits for the implementation of an axonal delay have been proposed, some circuit 
diagrams taken from the literature are shown in Figure 1.8. A variable delay set by the rate of 
current flow through a MOSFET based circuit is presented in [131] (Figure 1.8b), where the 
length of the delay is influenced by the strength of the synaptic connection. It was shown in 
[132] (Figure 1.8c)  that a programmable dendrite delay can be implemented using a 4-bit bit 
control bus to ensure the coincidence of spikes during learning. However, there is a 
requirement for memory capability and additional circuitry to set the logic levels on the bus 
line. The circuit shown in [133] (Figure 1.8c)  ensures coincidence of signals by coupling 
neural type cells together with a MOSFET based synchronising circuit which injects biasing 
currents into the neural cells to introduce a delay where necessary. An alternative approach 
that implements a fixed delay was presented in [134] (Figure 1.8d), whereby a current-mode 
technique was employed which requires seven MOSFETs. In this approach the associated 
Miller effect is harnessed to set the delay time constant and multiple time constants can be 
realised by cascading the current-mode circuits. An interesting approach to inter-neuron 
signal delay in hardware was presented in [103] (Figure 1.8a)  where a series of neuron cells 
are connected via coupling resistors to form an axon, although the delay introduced is 
permanently fixed by the choice of resistors. The output from one cell activates the next cell 
in the chain, and so on, giving rise to a constant propagation velocity where directionality is 
ensured by the refractory period of the activated cell. Work has also focused on the 
development of a neuromorphic bidirectional delay line [135] (Figure 1.8f) that uses 
cascaded CMOS based delay circuits with appropriate coupling conductances. By adjusting 
the conductances, and other parameters of the delay line, a pulse propagation characteristic 
similar to what is observed in axon and dendrite trees is possible. As with the neuron and 
synapse devices, one of the key issues here is that of the area consumed by the devices. In 
particular, circuits b, c, d and f shown in Figure 1.8 consume large amounts of area and are 
impractical for use in large scale networks. 
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Figure 1.8 - Axonal delay circuits. (a) [103], (b) [131], (c) [132] (d) [133] (e) [134], (f) [135]. 
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1.4 Organisation of the Thesis 
 
Successful, biological scale, neuromorphic hardware must be able to emulate the 
computationally important processes present in the brain, with a high level of interconnection 
between elements. In order to effectively implement this, low power, small geometry circuit 
blocks are essential. 
The rest of the thesis is organised as follows. An overview of directly relevant semiconductor 
physics is given in Chapter 2, where physical parameters of the MOS devices used for this 
project are extracted. A biologically plausible synapse cell, capable of implementing 
plasticity, refraction and depression  is proposed in Chapter 3. Simulation and experimental 
results demonstrate the operation of the device, which requires less area than any of the 
devices previously discussed. A low power compact neuron circuit which incorporates the 
synapse cell, generating realistic PSPs with an adjustable decay period is presented in 
Chapter 4. Chapter 5 describes a circuit for the implementation of a variable axonal delay. 
The possibilities and challenges for VLSI implementations of the neural circuitry are 
discussed in Chapter 6. A summary of the thesis and proposals for future work are given in 
Chapter 7.  
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Chapter 2: Overview of MOS Physics and Device Characterisation 
 
2.1 Introduction 
 
In this chapter, the fundamentals of semiconductor physics are covered for the MOS 
capacitor and MOS transistor, which form the basis of the devices used throughout this thesis. 
The operation of the MOS capacitor is discussed first and the extraction of key device 
parameters, oxide thickness, substrate doping level and interface quality is described. Test 
chips fabricated in a 0.35µm process from Austria Microsystems (AMS) are used for 
parameter extraction, in accordance with the theoretical analysis presented. This is followed 
by an analysis of the MOS transistor, where device parameters relating to SPICE models are 
again extracted. Capacitance voltage (CV) measurements were taken with an HP 4192A 
Impedance Analyser. Transistor characteristics were measured with an HP4155B 
Semiconductor Parameter Analyser. 
 
2.2 MOS Capacitor 
 
The MOS capacitor is a fundamental building block of semiconductor devices. It consists of a 
doped semiconductor substrate, an insulating layer of silicon dioxide and a metal/polysilicon 
gate terminal.  Figure 2.1 shows a cross sectional view of the device. The energy band 
diagram for an ideal MOS capacitor under zero bias is shown in Figure 2.2.µm 
 
Figure 2.1 - MOS Capacitor 
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Figure 2.2 - Energy Band Diagram of ideal MOS Capacitor with VG = 0V. χ is the electron affinity, Eg is 
the energy gap,  φb is the  Fermi potential/bulk potential. 
For an ideal MOS capacitor, the metal work function, Φm, is equal to the semiconductor work 
function, Φs and the work function difference, Φms, is zero. There are three different modes in 
which an ideal MOS capacitor can be operated, namely accumulation, depletion and 
inversion. Figure 2.3 and Figure 2.4 show the charge distribution in the device and the energy 
band diagrams for each case, assuming a p-type substrate. 
A negative gate voltage (VG < 0) causes the device to operate in the accumulation mode. The 
energy bands near the semiconductor surface bend upwards, as shown in Figure 2.4a. An 
accumulation layer of holes forms at the interface, shown in Figure 2.3a.The carrier density 
in the accumulation layer varies exponentially with the energy difference Ei – EF [1]. The 
hole density is given by: 
 
p = ni exp [
𝑞(φ𝑠 − φ𝑏)
𝑘𝑇
] (2.1) 
where φs is the surface potential at the semiconductor-oxide interface. The upward bending of 
the energy bands at the surface increases Ei – EF, causing holes from the semiconductor bulk 
to accumulate at the oxide-semiconductor interface. 
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Figure 2.3 – MOS Capacitor in (a) Accumulation (b) Depletion (c) Inversion 
A small positive voltage on the gate (0 < VG < VT) causes the energy bands to bend 
downwards. Holes in the substrate are repelled from the semiconductor surface and a 
depletion region is formed, as seen in Figure 2.3b. The total amount of charge in the 
depletion region is equal to the positive charge on the gate of the capacitor. Assuming the 
depletion approximation (free charge is negligible), the depletion charge per unit area can be 
expressed as: 
 𝑄𝑑 = −𝑞𝑁𝐴𝑊𝑑 (2.2) 
where NA is the substrate acceptor doping concentration and Wd is the width of the depletion 
region underneath the gate, given by: 
 
𝑊𝑑 = √
2𝜖𝑠𝑖𝜖0φ𝑠
𝑞𝑁𝐴
 (2.3) 
Further increase in gate voltage (VG > VT) causes even greater band bending; the intrinsic 
Fermi level at the surface of the semiconductor crosses over the semiconductor Fermi level. 
The electron concentration is given by: 
 
n = ni exp [
𝑞(φ𝑠 − φ𝑏)
𝑘𝑇
] (2.4) 
At this point, shown in Figure 2.4c, 𝑞(φ𝑠 − φ𝑏) is positive and the number of electrons at the 
surface is greater than the number of holes. The surface is said to be inverted. This case is 
illustrated in Figure 2.3c. 
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Figure 2.4 - Band Diagrams for MOS capacitor (a) Accumulation (b) Depletion (c) Inversion 
The onset of inversion is defined as the point at which the surface potential is equal to twice 
the bulk potential. Once the inversion case has been reached, the depletion region width 
reaches a maximum. Further increase in gate voltage is met by increased charge in the 
inversion layer. The maximum depletion width is generally taken as: 
  
𝑊𝑚 = √
4𝜖𝑠𝑖𝜖0φ𝑏
𝑞𝑁𝐴
 (2.5) 
where the bulk potential, φb, is given by: 
 
φ𝑏 =
𝑘𝑇
𝑞
ln (
𝑁𝐴
𝑛𝑖
) 
(2.6) 
In the absence of work function differences between the metal and the semiconductor, the 
applied gate voltage will fall partially across the oxide and partially across the 
semiconductor: 
 VG = Vo + φs (2.7) 
Vo is the voltage across the oxide, which can be written as: 
 
Vo =
|Qd|
Co
 (2.8) 
where Co is the gate oxide capacitance per unit area. Combining (2.2), (2.5), (2.7) and (2.8) 
yields an expression for the gate voltage required for the onset of strong inversion, known as 
the threshold voltage: 
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VT =
√4𝑞𝑁𝐴𝜖𝑠𝑖𝜖0φ𝑏
Co
+ 2φ𝑏 (2.9) 
In reality, there are a number of factors which shift the value of the idealised threshold 
voltage, namely work function differences, oxide and interface charge. The amount by which 
the threshold voltage is shifted by these effects is referred to as the flat-band voltage, VFB. 
The metal work function varies depending on the material used. Aluminium and degenerately 
doped, n+ polysilicon have work functions of 4.1eV and 3.95eV respectively. Semiconductor 
work functions vary with the doping concentration [1]. For silicon, the value of Φms is always 
negative.  The effect of this is that some downward energy band bending occurs when VG = 
0V causing depletion and accumulation for p and n-type semiconductors respectively. The 
applied gate voltage required to return to the flat-band condition is equal to the work function 
difference, Φms. 
The second component is the presence of charge in the oxide. Ideally, the oxide would be free 
of charge, but in practice imperfections arise during processing. Oxide charge comprises of 
fixed charge near to the Si-SiO2 interface, Qf, trapped charge throughout the oxide, Qt, and 
mobile ionic charge, Qm. The combined value for the flat-band voltage can be given as: 
 
VFB = ϕms +
Qf + Qt + Qm
Co
 (2.10) 
to produce a final expression for the threshold voltage: 
 
VT =
√4𝑞𝑁𝐴𝜖𝑠𝑖𝜖0φ𝑏
Co
+ 2φ𝑏 + ϕms +
Qf + Qt + Qm
Co
 (2.11) 
2.2.1 Extraction of MOS capacitor parameters 
 
A capacitance-voltage (C-V) analysis of a MOS capacitor allows for the extraction of a 
number of the previously discussed physical parameters. A 100µm x 100µm MOS capacitor 
was fabricated in the AMS 0.35µm p-well process for two different oxide thicknesses; the 
standard gate oxide and a thicker ‘mid’ oxide. A high frequency analysis in which a small ac 
signal is superimposed onto the dc gate voltage was performed. The gate voltage was swept 
between -4V and 4V at a rate of 0.05V/sec, with an ac component of frequency 1MHz. The 
results for capacitors with both oxide thicknesses are shown in Figure 2.5. 
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Figure 2.5 - CV Plot for two gate and mid oxide 
The maximum and minimum values for the gate oxide and mid oxide are 44.26pF, 11.86pF 
and 22.33pF, 8.88pF respectively. No hysteresis effects were observed when sweeping the 
gate voltage in the opposite direction, which indicates that the density of mobile charge 
carriers in the oxide is low. 
Oxide Thickness 
Assuming that the accumulation layer capacitance is much greater than that of the oxide 
when the device is in accumulation, Cmax ~ Cox and the thickness of the oxide can be 
extracted from:  
 
tox =
ϵoxϵ0A
Cmax
 
(2.12) 
 
where A is the area of the capacitor (104 um2) and Cmax is the maximum capacitance value 
taken from the C-V plot. All other values have their usual meanings.  
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 Measured AMS Value 
tox (Gate oxide) 7.8nm 7.6nm 
C0 (Gate oxide) 4.42 x 10-7Fcm-2 4.54 x 10-7Fcm-2 
NA (Gate oxide) 2.63 x 1017cm-3 2.12 x 1017cm-3 
tox (Mid oxide) 15.5nm 15.0nm 
C0 (Mid oxide) 2.22 x 10-7Fcm-2 2.30 x 10-7Fcm-2 
NA (Mid oxide) 2.15 x 1017cm-3 1.73 x 1017cm-3 
Table 2.1 -Values of extracted parameters for capacitors on gate oxide and mid oxide. The equivalent 
values supplied by AMS are also given. 
Doping Density 
In the inversion region, the measured capacitance is the series combination of the oxide 
capacitance and that of  the depletion region. The measured capacitance is equal to the 
minimum capacitance, giving: 
 1
Cmin
=
1
Cmax 
+
1
ACd
 (2.13) 
Cd is the depletion capacitance per unit area: 
 Cd =
ϵsiϵ0
Wm
 (2.14) 
where Wm is the maximum depletion width.  Combining (2.5), (2.13) and (2.14): 
 
1
Cmin
=
1
Cmax 
+
1
A
√
4φb
ϵsiϵ0qNA
 (2.15) 
which can be solved recursively to yield a value for the substrate doping level, NA. 
The extracted values for oxide thickness, oxide capacitance (ε0εox/tox) and doping density are 
presented in Table 2.1, alongside the nominal values provided by AMS for the 0.35µm 
process [2]. The measured gate oxide thicknesses are within 3% of the AMS values; the 
results for NA are less consistent with the AMS values, the difference between the two results 
is ~25%. 
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 Gate oxide Mid oxide 
Experimental mid-gap voltage -0.35V -0.15V 
Ideal mid-gap voltage -0.33V -0.09V 
Mid-gap shift 0.02V 0.06V 
Nf 5.7 x 1010cm-2 8.6 x 1010cm-2 
Table 2.2 - Mid-gap voltages and density of oxide charge. 
Where device parameters are specified by AMS, typical values extracted during the testing 
phase are provided. In some cases, minimum and/or maximum values are also given - 
threshold voltages may vary by +/- 100mV, oxide thicknesses by up to 1nm [2]. Fabricated 
chips with values outside of these ranges are rejected at the testing phase by the foundry. 
Other parameters, including doping concentrations, are not used for chip rejection; maximum 
and minimum values are not provided, only typical ones.  
Estimation of oxide charge 
As discussed previously, the presence of oxide charge can shift the threshold voltage of a 
MOS capacitor. This manifests itself on a C-V plot by a shift along the x-axis by an amount 
ΔV, usually taken at the mid-gap point when the contribution of interface state charge is 
minimal. ΔV is related to the density of oxide charge by: 
 
Nf =
Cmax∆V
qA
=
Cmax(Vmgideal −  Vmgexperimental)
qA
 (2.16) 
The ideal mid-gap voltage occurs when the surface potential equals the bulk potential, which 
can be found using (2.7). The experimental mid-gap voltages can be measured directly from 
Figure 2.5, where the mid-gap capacitance can be calculated using (2.13). Table 2.2 gives the 
measured and ideal mid-gap voltages, the mid-gap voltage shift and the density of oxide 
charge, which is expected to be in the order of 1011cm-2 or less for good oxides [1]. 
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Figure 2.6 - Cross section of n-channel MOS transistor. 
2.2.2 MOSFET operation 
 
Before the MOSFET operating characteristics can be derived, a number of assumptions are 
made: the gate structure is that of an ideal MOS capacitor and there are no interface traps or 
charges in the oxide; the carrier mobility is constant down the channel and the substrate 
doping level is uniform; leakage currents in  the source drain junctions and through the gate 
oxide are negligible; drift current is the dominant mechanism of charge transfer; the 
transverse electric field is much larger than the longitudinal electric field (the ‘gradual 
channel’ approximation). 
In the inversion regime, the surface potential at a distance y from the source is: 
 φ𝑠 = 2φ𝑏 + 𝑉(𝑦) (2.17) 
where V(y) is the electron quasi-Fermi potential along the channel with respect to the Fermi 
potential of the source. The charge in the depletion region is given by: 
 𝑄𝑑(𝑉(𝑦)) = −𝑞𝑁𝐴𝑊𝑑 = −√2𝜖𝑠𝑖𝜖0𝑞𝑁𝐴(2φ𝑏 + 𝑉(𝑦)) (2.18) 
The total semiconductor charge is the sum of the depletion charge and the inversion charge; 
hence an expression for the inversion charge can be found: 
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 𝑄𝑖𝑛𝑣(𝑉(𝑦)) = 𝑄𝑠𝑐 −  𝑄𝑑
= −𝐶0 (𝑉𝑔𝑠 − 2φ𝑏 − 𝑉(𝑦)) + √2𝜖𝑠𝑖𝜖0𝑞𝑁𝐴(2φ𝑏 + 𝑉(𝑦)) 
(2.19) 
The drain current and the inversion layer charge are related by: 
 
∫ 𝐼𝐷
𝐿
0
𝑑𝑦 =
𝑊
𝐿
𝜇 ∫ −𝑄𝑖𝑛𝑣(𝑉(𝑦))
𝑉𝐷𝑆
0
𝑑𝑦 
(2.20) 
Where W and L are the channel width and length, μ is an average electron mobility in the 
channel and VDS is the drain voltage relative to the source. Substituting (2.19) into (2.20) and 
performing the integration gives: 
 
𝐼𝐷 =
𝜇𝐶0𝑊
𝐿
[(𝑉𝑔𝑠 − 2φ𝑏 −
𝑉𝐷𝑆
2
) 𝑉𝐷𝑆
−  2
√2𝜖𝑠𝑖𝜖0𝑞𝑁𝐴 
3𝐶0
[(2φ𝑏 + 𝑉𝐷𝑆)
3
2 − (2φ𝑏)
3
2]]   
(2.21) 
 
Linear operation 
For values of VDS < (VGS – VT), the MOSFET operates in the linear or unsaturated mode and 
(2.21) simplifies to: 
 
𝐼𝐷 = µ𝐶0
𝑊
𝐿
((𝑉𝐺𝑆 − 𝑉𝑇)𝑉𝐷𝑆 −
𝑉𝐷𝑆
2
2
) 
(2.22) 
VT is the threshold voltage given by (2.11).  For VDS << (VGS – VT), the expression can be 
simplified to: 
 
𝐼𝐷~µ𝐶0
𝑊
𝐿
(𝑉𝐺𝑆 − 𝑉𝑇)𝑉𝐷𝑆 
(2.23) 
The term µ𝐶0
𝑊
𝐿
 is often referred to as β. It can be seen that the device acts as a voltage 
controlled resistor.  
Saturation operation 
The criteria VDS = (VGS – VT) corresponds to the drain voltage at which the charge in the 
inversion layer at y = Leff becomes zero, where Leff is the effective or ‘electrical’ channel 
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length which defines the so-called pinch-off point. From this point, the MOSFET operates in 
the saturation regime and the drain current becomes:  
 
𝐼𝐷 = µ𝐶0
𝑊
2𝐿
(𝑉𝐺𝑆 − 𝑉𝑇)
2(1 + 𝜆𝑉𝐷𝑆) 
(2.24) 
where strictly, L=Leff as described below. Ideally, above the pinch-off point, the drain current 
should reach a saturation value after which further increase in VDS has no effect. In reality, 
there is a dependence on VDS particularly for short channel devices due to the dependence on 
VDS of Leff. The depletion region associated with the drain n+ implant expands into the 
channel as VDS increases, reducing the effective channel length, where the length at the 
pinch-off point is taken as Leff. Reductions in Leff above this point are modelled by the 
inclusion of the right hand term, where λ is the channel-length modulation factor. The 
parameter λ, is usually taken as a constant value, but it has some dependence on the values of 
both VGS and VDS. 
Subthreshold operation 
When VGS < VT, the MOSFET operates in the subthreshold region, where diffusion current 
dominates and the charge density in the channel is exponentially dependent on the gate 
voltage.  The surface potential for a given value of VGS can be obtained by equating the 
dielectric displacement across the gate oxide and depletion region in the substrate, hence the 
charge injected from the source into the channel can be found. Assuming that this charge 
diffuses to the drain, with no recombination along the channel and considering the diffusion 
equation, it can easily be shown that the current depends on the gate voltage as: 
 
𝐼𝐷 = 𝐼0 exp (
𝑞𝑉𝐺𝑆
𝑚𝑘𝑇
) [1 − 𝑒𝑥𝑝 (−
𝑞𝑉𝐷𝑆
𝑘𝑇
)] (2.25) 
where I0 is the MOSFET off-current and m is the gate-channel coupling coefficient: 
 
𝑚 = 1 +
𝐶𝑑
𝐶0
 (2.26) 
For VDS > 3kT/q, (2.25) simplifies to:  
 
𝐼𝐷 = 𝐼0 exp (
𝑞𝑉𝐺𝑆
𝑚𝑘𝑇
) (2.27) 
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2.2.3 Extraction of MOSFET device parameters 
 
Nominal  values of VT, I0, m and NSS, the density of surface states, were extracted from I-V 
plots taken from fabricated MOSFETs, using the 0.35µm AMS process test chip. NMOS 
transistors were fabricated on both the gate oxide and the mid oxide; PMOS transistors were 
fabricated only on the gate oxide. All transistors are of dimensions 100µm x 100µm. 
Figure 2.7 shows the ID – VGS characteristics of the three MOSFETs used throughout this 
thesis on log-lin scales, for VDS = 3.0V. The value of I0 is equal to the extrapolated intercept 
on the y-axis and m is related to the subthreshold slope by: 
 
𝑆 = 𝑚
𝑘𝑇
𝑞
ln (10) (2.28) 
where S is the slope of the plot, expressed in mV/decade. NSS can be estimated, as the 
presence of surface states increases the value of m according to: 
 
𝑚 = 1 +
𝐶𝑑
𝐶𝑜
+
𝐶𝑆𝑆
𝐶𝑜
 (2.29) 
 
𝑁𝑆𝑆 =
𝐶𝑆𝑆
𝑞
 (2.30) 
Typical values for NSS are low 10
10cm-2 [1]. The inset of Figure 2.7 shows the drain induced 
barrier lowering (DIBL) effect; there is a shift of approximately 1.5mV between the plots for 
VDS = 0.1V and VDS = 3.0V. The threshold voltage can be measured by plotting ID against 
VGS for a value of VDS such that the device is operating in the linear region. This is plotted in 
Figure 2.8 for each of the devices, where VDS = 0.1V. Linearly extrapolating the graph and 
finding the x-intercept yields the threshold voltage of the MOSFET. A value for β can also be 
extracted from the slope of the graph. As β  = μC0 W/L, a value for the low field mobility can 
also be calculated. The mobility at high field values can be calculated [3] according to: 
 𝜇𝑒𝑓𝑓 =
𝜇0
1 + 𝑈𝑎 (
𝑉𝐺𝑆 + 𝑉𝑇
𝑡𝑜𝑥
) + 𝑈𝑏 (
𝑉𝐺𝑆 + 𝑉𝑇
𝑡𝑜𝑥
)
2  
(2.31) 
where Ua = 4.7 x 10
-10m/V, Ub = 1.47 x 10
-18m/V2. The minimum mobility value, 
corresponding to VGS = 3V is 0.83μ0.  
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Figure 2.7 - ID vs. VGS plot for three different MOSFETs. VDS = 3V. W = 100µm, L = 100µm. Inset shows 
the DIBL effect for the NMOS on gate oxide. Shift is ~1.5mV
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Figure 2.8 - IDS vs. VGS. VDS = 0.1V. Linear extrapolation of the curves allows for an estimation of the 
threshold voltage. W = 100µm, L = 100µm. 
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Figure 2.9 plots the output characteristics of the three MOSFETs. As the test MOSFETs are 
long channel devices, the effect of λ in (2.24) is negligible and the characteristics are 
essentially flat when the devices are operating in the saturation region.  
For shorter channel devices, it is possible to estimate the value of λ by measuring the slope of 
the graph in the saturation region. An estimate of the value of λ was found by simulating the 
output characteristics of both short (L = LMIN) and long (L=3.5µm) channel devices. 
A value for the source-drain resistances, RS+ RD, of the MOSFETs can be found from the 
inverse of the slope of the characteristics in Figure 2.9. The total source drain resistance, 
between the contacts, RDS consists of the source and drain resistances, and the resistance of 
the channel: 
 𝑅𝐷𝑆 = 𝑅𝑆 + 𝑅𝐷 + 𝑅𝐶𝐻 (2.32) 
 
RCH can be found from (2.23) as: 
 
𝑅𝐶𝐻 =
1
𝛽(𝑉𝐺𝑆 − 𝑉𝑇)
 (2.33) 
 
 
 𝑅𝑆 + 𝑅𝐷 = 𝑅𝐷𝑆 − 𝑅𝐶𝐻 (2.34) 
 
 
Figure 2.10 shows a typical plot of RDS against 1 / (VGS – VT) for the n-channel MOSFET on 
gate oxide. The intercept on the y-axis gives RS + RD, equal to 2.3kΩ. Assuming a 
symmetrical transistor, RS = RD = 1.15kΩ. This is approximately double the value extracted 
from simulation, 0.56kΩ. With maximum operational currents typically in the 1-10uA range, 
the worst case source and drain voltage drop due to the additional resistance is approximately 
5.9mV. The voltage drops due to source-drain resistance for the NMOST and PMOST on mid 
oxide are 2.8mV and 5.1mV respectively. The slight biasing of the source as a result of 
voltage drop across R induces a small shift of VT also; estimated to be a few mV maximum. 
 
The measured values of subthreshold slope, β, λ, I0, m, μ, RS, NSS and VT are presented in 
Table 2.3. Nominal values supplied by AMS are also given. It is worth noting that the 
interface state density for the pMOST is very high; NSS =2.0 x 10
12cm-2, but is consistent with 
the increased subthreshold slope of the pMOST. 
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Figure 2.9 - MOSFET output characteristics, for VGS  = 1.5V, 2.0V, 2.5V, 3.0V. W = 100µm, L = 100µm. 
 The 16.4mV increase in S is equivalent to an NSS of 1.8 x 10
12cm-2. Source drain resistances 
are also about twice those quoted by AMS.  For comparison, the measured and simulated 
characteristics of an n-channel MOST on the mid-oxide is shown in Figure 2.11. Plot (a) 
shows the original data obtained from simulation; for (b) the simulated data was shifted, 
within the accepted ranges of variation for VT, to create a match to the experimental data. 
Theoretical values are also shown, but are discontinuous around the threshold voltage as 
(2.24) and (2.25) do not model the transition from subthreshold to above threshold operation. 
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Figure 2.10 - RDS vs 1/(VGS - VT) for nMOST(gate oxide). Intercept from extrapolated values is 2.3kΩ. 
 
   (a)             (b) 
Figure 2.11 - Measured, simulated and theoretical ID vs VGS for 100µm x 100µm nMOST on mid oxide. 
Original simulation data is shown in (a), the simulated data is shifted in (b) to match the threshold voltage 
of the experimental data. 
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Table 2.3 – Extracted MOSFET characteristics. Bracketed terms indicate typical values, where provided, 
from AMS, or extracted from simulations in the case of the subthreshold slope and RS,RD; the β and μ 
values corresponds to low field. 
2.3 Discussion and Conclusions 
 
An overview of MOS physics has been provided in this chapter. The MOS capacitor and 
transistor are the main devices used throughout this thesis; their basic operation has been 
considered and relevant device parameters have been extracted from test structures fabricated 
in the 0.35µm CMOS process. The differences observed between measured values and the 
typical values provided by AMS are within the bounds specified for the fabrication process.   
 
It should be noted that while all of the devices tested in this chapter were fabricated on the 
same test chip, it was not possible to use the same chip for all of the measurements taken 
throughout the work reported in this thesis. Even on a single chip, uniformity between 
different devices will be present. As such, where measurements are taken from fabricated 
chips in the following chapters, the device parameters of those chips may vary from the 
values presented in this chapter. AMS tolerances are taken into account when comparing 
experimental, simulated and theoretical results, throughout the thesis. 
 
 NMOS gate oxide NMOS mid oxide PMOS gate oxide 
I0 640fA 11fA 9fA 
Subthreshold slope 82.3mV/decade 
(80.1mV) 
99.6mV/decade 
(94.7mV) 
98.4mV/decade 
(82.0mV) 
m 1.43 1.73 1.71 
VT 0.55V (0.46V) 0.8V (0.7V) 0.7V (0.68V) 
β 191uA/V2 (170uA/V2) 110uA/V2 (100uA/V2) 51uA/V2 (58uA/V2) 
μ 432cm2V-1s-1 495cm2V-1s-1 115cm2V-1s-1 
λ (L = LMIN) 23.0mV-1 9.8mV-1 90.0mV-1 
λ (L = 3.5µm) 9.9mV-1 0.4mV-1 11.2mV-1 
RS, RD 1.15kΩ (0.56 kΩ) 0.52kΩ (0.24k) 0.94kΩ (0.43k) 
NSS 1.2 x 1011cm-2 9.7 x 1010cm-2 2.0 x 1012cm-2 
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Chapter 3: Silicon Synapse Device and Circuit 
3.1 Introduction 
 
Synapses are the dominant processing elements in the brain, forming an electrochemical 
junction between the axon of a presynaptic neuron and a dendrite of a postsynaptic neuron. 
Information processing and storage are possible because the strength of synaptic connections 
between neurons can be changed. Of all of the features of a synapse, this phenomenon, 
known as synaptic plasticity, is the most widely studied and implemented in neural networks.  
In this chapter, two implementations of a compact spiking silicon synapse are described. The 
first device implements synaptic plasticity by means of a weight voltage on the gate of an n-
channel MOSFET and constitutes a static synapse. A second MOSFET acts as a transfer 
terminal, controlling the transfer of the weight charge to an output terminal, which produces 
an output current/voltage spike. The second synapse device adds an additional control voltage 
on the gate of a third MOSFET, allowing for the implementation of synaptic depression and 
thus corresponds to a dynamic synapse. Design equations for both devices are derived from 
MOS physics and a theoretical model is presented. Simulation and experimental results 
validate the operation of the device. Where required, the MOSFET parameters extracted in 
Chapter 2 are used for calculations. For convenience, these values are given in Table 3.1. 
The rest of the chapter is organised as follows, the two-terminal synapse is described in 
Section 3.2. A theoretical model for the operation of the device is developed; simulation and 
experimental results confirm the operation of the device. The analysis is repeated for the 
three gate synapse in Section 3.3. Conclusions and discussion are presented in Section 3.4. 
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 NMOS gate oxide NMOS mid oxide PMOS gate oxide 
I0 640fA 11fA 9fA 
Subthreshold slope 82.3mV/decade 99.6mV/decade 98.4mV/decade 
m 1.43 1.73 1.71 
VT 0.55V 0.8V 0.7V 
β 191uA/V2 110uA/V2 51uA/V2 
µ (low field) 432cm2V-1s-1 495cm2V-1s-1 115cm2V-1s-1 
NA 2.63 x 1017cm-3 2.2 x 1017cm-3 2.63 x 1017cm-3 
C0 4.42 x 10-7Fcm-2 2.22 x 10-7Fcm-2 4.42 x 10-7Fcm-2 
Table 3.1- MOSFET Device parameters 
3.2 Two-Terminal Silicon Static Synapse 
 
A cross-sectional view of the two-terminal synapse cell is shown in Figure 3.1. The layout is 
that of two series-connected MOSFETs with a common source/drain connection. Both 
MOSFETs are fabricated using the mid-oxide process option described in Chapter 2, with a 
gate oxide thickness of ~15nm. Using the thicker gate oxide reduces the magnitude of the 
synaptic output current for a given weight voltage. This allows the neuron circuit, discussed 
in Chapter 4 to operate over a wider voltage range. A schematic view of the device is shown 
in Figure 3.2. The output n+ region of the synapse is connected to a saturated load MOSFET, 
M3, which forms a current mirror with M4 and acts as the input branch of the neuron circuit, 
which is discussed in more detail in Chapter 4.  
 
Figure 3.1 - Silicon Synapse 
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Figure 3.2 - Schematic view of synapse cell (M1,M2). Synapse output is connected to the input arm of 
neuron circuit, described in Chapter 4. 
Synaptic plasticity is implemented through the weight voltage, VW, which controls the 
amount of charge present underneath the gate of M1. Under quiescent operation conditions, 
with VPRES = 0V, the voltage at the output node of the synapse, VIN will sit at a value just 
below VDD, due to leakage. The application of a voltage pulse to the VPRES terminal initiates 
the transfer of the weight charge from M1 to the output node, VIN. As will be shown later, the 
transfer of charge to the output node will typically be manifested as a current spike at the 
synapse output for the duration of the input pulse and a proportional reduction in the value of 
VIN. When VPRES returns to 0V, the voltage at VIN will relax back to its resting value via 
current flow through M3.  
 
3.2.1 Theoretical Operation 
 
In a resting state, with VPRES = 0V, the voltage at VIN will sit at a value ~0.25V less than VDD, 
as M3 must supply leakage current to the MOSFET chain. The weight voltage VW induces a 
channel of electrons under the gate of M1 and the drain/source voltage of M1/M2, VDM1, will 
be ~0V as there is no significant current flow in the branch. 
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The total synaptic output charge, QW, produced in response to an input pulse on the VPRES 
terminal represents the weight of the synapse. It will be shown in Chapter 4 how this charge 
is stored and communicated to the point neuron, via M4. The derivation of QW differs 
significantly depending on whether M1 is operating above (VW > VTn) or below threshold 
(VW < VTn).  
The case of VW > VTn is considered first. The application of a voltage pulse of magnitude 
VDD, pulse width ΔT and rise time τrp to the gate of M2 will initiate a transient flow of 
electrons from M1 to the VIN node, effectively discharging its capacitance. Thus VIN will be 
reduced by an amount ΔVIN and VDM1 will increase by an amount ΔVDM1 to ensure current 
continuity. The final values of VIN and VDM1 will be dependent on the value of VW and will 
be such that: 
 𝐼𝐷𝑀1(𝑉𝑊) = 𝐼𝐷𝑀2 =  𝐼𝐷𝑀3 (3.1) 
These currents will remain constant for the duration of the input pulse. During the rising 
portion of the voltage pulse, the output charge will be equal to: 
 
𝑄𝑤𝑟 = ∫ 𝐼𝐷𝑀2(𝑡)𝑑𝑡
τrp
0
 (3.2) 
The total output charge of the synapse, QW, is: 
 
𝑄𝑤(𝑉𝑊) = ∫ 𝐼𝐷𝑀2(𝑡)𝑑𝑡
τrp
0
+ 𝐼𝐷𝑀1(𝑉𝑤)Δ𝑇 (3.3) 
If ΔT >> τrp, then the integral term can be ignored and the total charge becomes: 
 𝑄𝑤(𝑉𝑊) = 𝐼𝐷𝑀1(𝑉𝑤)Δ𝑇 (3.4) 
For a fixed pulse width, the charge will scale according to the current through M1. Initially, 
VIN falls about equally across M1 and M2 and they will be saturated: 
 
𝑄𝑤(𝑉𝑊) =
𝛽𝑛
2
(𝑉𝑊 −  𝑉𝑇𝑛)
2Δ𝑇 (3.5) 
Where 𝛽𝑛 =
𝑢𝑛𝐶0𝑛𝑊𝑛
𝐿𝑛
. In order to satisfy the current requirements of M1 and M2, VIN must be 
such that M3 is operating above threshold. The value of VIN for a given value of VW can be 
found by equating the currents in M1 and M3: 
 𝛽𝑛
2
(𝑉𝑊 −  𝑉𝑇𝑛)
2 =
𝛽𝑝
2
(𝑉𝐷𝐷 −  𝑉𝑖𝑛 − 𝑉𝑇𝑝)
2
 (3.6) 
Rearranging for VIN gives: 
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𝑉𝐼𝑁 = 𝑉𝐷𝐷 − 𝑉𝑇𝑝 − √
𝛽𝑛
𝛽𝑝
(𝑉𝑊 −  𝑉𝑇𝑛) 
(3.7) 
Substituting VDD = 3V, Wn =0.8µm, Ln = 0.6µm, Wp = 0.35µm, Lp = 0.35µm and  the values 
extracted for VTn, VTp, C0n, C0p, μn and μp in Chapter 2, gives: 
 𝑉𝐼𝑁 = 3.51 − 1.51𝑉𝑊 (3.8) 
Despite variations in mobility for higher values of VGS, as described in Section 2.3.2, the 
square root of the ratio βn/βp remains approximately constant, varying by less than 2% and 
(3.8) remains valid. 
Given that IDM1 = IDM2 and both transistors are saturated; the VGS of both transistors must be 
approximately equal. Hence, an expression can be derived for the value of VDM1 by equating 
gate-source overdrive voltages of M1 and M2. The output impedance given by λ = 9.8mV-1, 
corresponds to an output impedance, Rout ≈ 750kΩ which is taken as infinite. Assuming also 
a constant mobility VDM1 can be found from: 
 𝑉𝑊 − 𝑉𝑇𝑛 = 𝑉𝐺𝑆𝑀2 − 𝑉𝑇𝑛 = 𝑉𝑃𝑅𝐸𝑆 − 𝑉𝐷𝑀1 − 𝑉𝑇𝑛 (3.9) 
However, there will be a shift in the threshold voltage of M2 due to substrate bias caused by 
VDM1. The effect of substrate bias on threshold voltage can be expressed as: 
 𝑉𝑇 = 𝑉𝑇𝑛0 +  𝛾(√𝑉𝑠𝑢𝑏 + 2𝜑𝑏 − √2𝜑𝑏) (3.10) 
where Vsub is the substrate to source bias, in this case equal to VDM1, VTn0 is the threshold 
voltage with no substrate bias and γ is the body effect factor: 
 
𝛾 =
√𝜖𝑠𝑖𝜖0𝑞𝑁𝐴
𝐶0
 (3.11) 
which is calculated as 0.85V-1 (The value calculated using AMS values is 0.75V-1). It should 
be noted that (3.10) assumes a uniform substrate doping and a long channel device. 
Substituting (3.10) into (3.9) gives: 
 𝑉𝑊 − 𝑉𝑇𝑛 = 𝑉𝑃𝑅𝐸𝑆 − 𝑉𝐷𝑀1 − 𝑉𝑇𝑛 − 𝛾(√𝑉𝐷𝑀1 + 2𝜑𝑏 − √2𝜑𝑏) (3.12) 
Substituting VPRES = 3V, VTn = 0.8V, φb = 0.41V and rearranging gives: 
 𝑉𝑊 − 3.78 + 𝑉𝐷𝑀1 = −𝛾(√𝑉𝐷𝑀1 + 0.82) (3.13) 
Squaring both sides produces a quadratic equation, which can be solved to give VDM1 as a 
function of VW: 
52 
 
 𝑉𝐷𝑀1
2 + (2𝑉𝑊 − 8.41)𝑉𝐷𝑀1 + ((𝑉𝑊 − 3.78)
2 − 0.78) = 0 (3.14) 
If the variation in mobility is included and the analysis repeated, the expression becomes: 
𝑉𝐷𝑀1
2 + (2√
𝑢1
𝑢2
(𝑉𝑊 − 0.8) − 2.98) 𝑉𝐷𝑀1 + (√
𝑢1
𝑢2
((𝑉𝑊 − 0.8) − 2.98)
2 − 1.2)
= 0 
(3.15) 
Where μ1 and μ2 are functions of VW and VPRES respectively. With VPRES = 3V, the maximum 
difference between (3.14) and (3.15) will occur when VW = 0.8V. Substituting and solving 
both equations for VDM1 gives a difference between the two values of only 2mV, validating 
the earlier assumption that the mobility can be considered constant.  
(3.14) gives VDM1 as a function of VW while M2 is saturated. An expression for VDM1 when 
M2 is unsaturated can be found by equating the currents in M1 and M2 and solving. A 
quadratic solution can be obtained if the effect of substrate bias on the threshold voltage of 
M2 is ignored: 
 𝑉𝐷𝑀1
2 − 4.4𝑉𝐷𝑀1 + 1.28𝑉𝑊
2 − 9.2𝑉𝑊 + 3.05 = 0 (3.16) 
The full analysis, including the effect of substrate bias, can not readily be solved analytically, 
but can be solved computationally for a given value of VW. Where values for VDM1 are 
required in further analysis, the computationally obtained values are used. The saturation 
points of M1 and M2 can be expressed, respectively, as: 
 𝑉𝑊 −  𝑉𝑇 − 𝑉𝐷𝑀1 = 0 (3.17) 
 𝑉𝑃𝑅𝐸𝑆  − 𝑉𝑇(𝑉𝐷𝑀1) − 𝑉𝐼𝑁 = 0 (3.18) 
Figure 3.3  plots (3.17) and (3.18) as a function of VW, giving the saturation voltages as VW = 
1.26V for M2 and VW = 1.67V for M1, at which point VDM1 = 0.62V. For values of VW > 
1.67V, the total synaptic charge becomes: 
 
𝑄𝑤(𝑉𝑊) = 𝛽𝑛 ((𝑉𝑊 −  𝑉𝑇𝑛)𝑉𝐷𝑀1 −
𝑉𝐷𝑀1
2
2
) Δ𝑇 (3.19) 
When M1 is unsaturated, the use of (3.8) and (3.14) to predict the values of VIN and VDM1 is 
no longer valid as they were derived for the case of M1 being saturated. In order to simplify, 
a reasonable assumption to make is that the value of VDM1 remains approximately constant at 
0.62V when M1 is unsaturated. 
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Figure 3.3 - Graphical representation of the saturation points of M1 and M2. 
This approximation is validated later through comparison with simulation results. In reality, 
VDM1 will decrease slightly for increased values of VW, to maintain the condition described in 
(3.1). Plotting (3.5) and (3.19) against VW produces the graph shown in Figure 3.4. The 
synaptic output charge and electron density (QW/q) are plotted on a log scale for ΔT = 1ns, 
10ns, 100ns and 1000ns. In practice, the range of VW values used is limited by the neuron 
circuit. Typically, the maximum required value of VW is 1.3V or less. 
 
3.2.1.1 Synapse operation when VW < VT 
 
When VW < 0.8V, M1 will operate in the subthreshold region. In order for (3.1) to be 
satisfied, M2 must also operate subthreshold, where the current is given by: 
 
𝐼𝐷 = 𝐼0 exp (
𝑞𝑉𝐺𝑆
𝑚𝑛𝑘𝑇
) (3.20) 
assuming that VDS of both MOSTs is greater than 3kT/q. 
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Figure 3.4 - Synaptic output charge and electron density against VW for different pulse widths. 
Setting VW = VT in (3.8) and (3.14) allows the drain source voltages of M1 and M2 to be 
calculated as 1.47V and 0.83V respectively, confirming that both transistors are saturated 
when operating subthreshold. Given that both transistors must have the same VGS, equating 
the currents in M1 and M2 yields an expression for VDM1 as a function of VW: 
 
𝐼0𝑛 exp (
𝑞𝑉𝑊
𝑚𝑛𝑘𝑇
) = 𝐼0𝑛 exp (
𝑞(𝑉𝑃𝑅𝐸𝑆 − 𝑉𝐷𝑀1−Δ𝑉𝑇)
𝑚𝑛𝑘𝑇
) (3.21) 
where the ΔVT term accounts for the increased threshold voltage of M2, due to the effective 
substrate bias, VDM1, at the source of M2. Equating the gate voltages of the two transistors 
gives: 
 𝑉𝑊 = 𝑉𝑃𝑅𝐸𝑆 − 𝑉𝐷𝑀1 − 𝛾(√𝑉𝐷𝑀1 + 2𝜑𝑏 − √2𝜑𝑏) (3.22) 
which is  equivalent to the expression in (3.12). The subsequent analysis is identical, which 
means that (3.14) can also be used to estimate VDM1 when M1 is operating below threshold. 
(V) 
55 
 
0.0 1.0n 2.0n
0.0
0.5
1.0
1.5
2.0
2.5
3.0
0.0
0.5
1.0
1.5
2.0
2.5
3.0
3.5
 
V
o
lt
a
g
e
 (
V
)
Time (s)
 V
TM2
 V
GSM2
Above threshold
(b)
 V
PRES
 V
DM1
 
 
(a)
 
Figure 3.5 - Voltages during rising edge of input pulse for the case of VW = 0.7V. (a) shows VPRES, VDM1. 
(b) shows the gate-source and threshold voltages of M2. The circled region indicates where M2 is 
operating above threshold. 
Equation  (3.20) corresponds to the synaptic output current that will flow for the duration of 
the input pulse, once the values of VIN and VDM1 have settled at their final values. However, 
as indicated in (3.3), there is also a transient current component during the rising edge of the 
input pulse. In fact, for values of VW < 0.8V, this current becomes much greater than the final 
steady state current. This will be demonstrated in the following analysis. During the rising 
edge of the VPRES pulse, VDM1 will charge up to its final value according to: 
 
𝐼 = 𝐼𝐷𝑀2 −  𝐼𝐷𝑀1 = 𝐶
𝑑𝑉𝐷𝑀1
𝑑𝑡
 (3.23) 
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Figure 3.6 - Synapse output charge (a) and current (b) when VW < VT. The output charge saturates once 
M2 returns to the subthreshold region of operation. 
where C is the capacitance associated with the VDM1 node. IDM1 is a constant for a given value 
of VW and IDM2 is a function of both VPRES and VDM1. Substituting values for IDM1 and IDM2 
gives: 
 
𝐼0 exp (
𝑞(𝑉𝑃𝑅𝐸𝑆(𝑡) − 𝑉𝐷𝑀1)
𝑚𝑛𝑘𝑇
) − 𝐼0exp (
𝑞𝑉𝑊
𝑚𝑛𝑘𝑇
) = 𝐶
𝑑𝑉𝐷𝑀1
𝑑𝑡
 (3.24) 
Rearranging, and integrating both sides gives: 
 
𝑡 = 𝐶 ∫
𝑑𝑉𝐷𝑀1
𝐼0 (exp (
𝑞(𝑉𝑃𝑅𝐸𝑆(𝑡) − 𝑉𝐷𝑀1)
𝑚𝑛𝑘𝑇
) −  exp (
𝑞𝑉𝑊
𝑚𝑛𝑘𝑇
))
𝑉𝐷𝑀1𝑓𝑖𝑛𝑎𝑙
0
 (3.25) 
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As VW becomes smaller, the charging current at the VDM1 node (IDM2 – IDM1) becomes larger 
and the slew rate of VDM1 increases. To fully solve the integral it is necessary to formulate an 
expression for VDM1 as a function of VPRES. However, a sufficient approximation to the 
experimental and simulated results is that VDM1 charges in a linear manner from 0V to its 
final value, given by (3.14), over a period of time equal to the rise time of the input pulse. 
Figure 3.5 illustrates the charging of the drain of M1 up to its final value of VDM1, and its 
effect on the VGS and VT of M2, for VW = 0.7V. Figure 3.5a shows the rise of VPRES and 
VDM1, where the rise time of VPRES is set at 1ns. The gate-source voltage and threshold 
voltage of M2 are plotted in Figure 3.5b. The circled region indicates the region where M2 is 
operating above threshold. After this, M2 returns to the subthreshold region, where it remains 
for the duration of the input pulse. The data provided in Figure 3.5b is used to plot the 
synapse output charge and current, shown in Figure 3.6 for VW = 0.7V, 0.6V and 0.5V. It can 
be seen that for each case, the output current during the period where M2 is operating above 
threshold is much greater than the subthreshold current. Figure 3.6a shows that the synaptic 
charge, QW, undergoes a rapid initial increase, after which there is little change in the total 
output charge. As such, it can be concluded that for the case of VW < VT,  the synaptic output 
charge QW is independent of the pulse width ΔT and varies only with the weight voltage VW. 
The implications of this are considered in further detail when the operation of the three 
terminal synapse is discussed. 
 
3.2.1.2 Dynamics of the VIN node 
 
Once the voltage pulse applied to the VPRES terminal returns to 0V, the current through M3 
will charge the node VIN back up to its original value, according to: 
 
𝐼𝐷𝑀3 = 𝐶𝑉𝐼𝑁
𝑑𝑉𝐼𝑁
𝑑𝑡
 (3.26) 
where CVIN is the total capacitance at the VIN node. It is comprised of the output capacitance 
of the synapse(s), Csyn, which is that of a pn junction; the gate capacitances of M3 and M4; 
and the capacitance of the metal interconnects in the circuit.  
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Figure 3.7- Capacitances at the VIN node. 
The interconnect capacitance has two components. There is a fixed capacitance between the 
output of the synapses and the input to the current mirror, Cint1, and an interconnect 
capacitance for each additional synapse, Cint2. Figure 3.7 illustrates the various components 
of capacitance. The total capacitance can be expressed as: 
 
 𝐶𝑉𝐼𝑁  = 𝑛√
𝑞𝑁𝐴𝜖𝑠𝑖𝜖0
2(𝜑𝑏 + 𝑉𝐷𝐷 − 𝑉𝐼𝑁)
𝐴 + 2𝐶𝐺𝑆 + 𝐶𝑖𝑛𝑡1 +  𝐶𝑖𝑛𝑡2(𝑛 − 1) (3.27) 
where n is the number of parallel synapses connected to the VIN (the fan-in) and A is the area 
of the synapse output region. The gate-source capacitance, CGS can be approximated as: 
 
 𝐶𝐺𝑆  =
2
3
𝐶0𝑊𝐿 + 𝐶00.1𝐿 (3.28) 
where the 0.1L term accounts for the capacitance due to the gate-source oxide overlap which 
is assumed to be 10% of L. 
During the rise time of VIN, M3 can operate either in the subthreshold region or above 
threshold and saturated. Considering first the subthreshold case: 
 
𝐼0𝑝 exp (
𝑞𝑉𝐺𝑆
𝑚𝑝𝑘𝑇
) = 𝐶𝑉𝐼𝑁
𝑑𝑉𝐼𝑁
𝑑𝑡
 (3.29) 
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Since VDD – VIN = VGS, the variable of the integration can be changed as dVIN/dt = -dVGS/dt. 
When the rise time is at its maximum, this corresponds to VGS going from VTp to its resting 
value of VRR, which is ~0.25V. Separating variable gives: 
 𝐼0𝑝
𝐶𝑉𝐼𝑁
∫ 𝑑𝑡
𝜏𝑟1
0
 = ∫ exp (−
𝑞𝑉𝐺𝑆
𝑚𝑝𝑘𝑇
)
𝑉𝑅𝑅
𝑉𝑇𝑝
𝑑𝑉𝐺𝑆 (3.30) 
where τr1is the rise time of VIN. Integrating both sides gives: 
 𝐼0𝑝
𝐶𝑉𝐼𝑁
𝜏𝑟1  =
𝑚𝑝𝑘𝑇
𝑞
[exp (−
𝑞𝑉𝐺𝑆
𝑚𝑝𝑘𝑇
)]
𝑉𝑇𝑝
𝑉𝑅𝑅
 (3.31) 
Expanding the brackets and rearranging gives: 
 
𝜏𝑟1 = 𝐶𝑉𝐼𝑁
𝑚𝑝𝑘𝑇
𝐼0𝑝𝑞
[exp (−
𝑞𝑉𝑅𝑅
𝑚𝑝𝑘𝑇
) − exp (−
𝑞𝑉𝑇𝑝
𝑚𝑝𝑘𝑇
)] (3.32) 
When M3 is operating above threshold the VIN node charges according to: 
 𝜇𝐶0𝑝𝑊
2𝐿
  (𝑉𝐺𝑆 −  𝑉𝑇𝑝)
2
= 𝐶𝑉𝐼𝑁
𝑑𝑉𝐼𝑁
𝑑𝑡
 (3.33) 
Changing the variable of integration to –dVGS/dt and separating variables gives: 
 𝜇𝐶0𝑝𝑊
2𝐿𝐶𝑉𝐼𝑁
 ∫ 𝑑𝑡
𝜏𝑟2
0
 = − ∫
1
(𝑉𝐺𝑆 −  𝑉𝑇𝑝)
2
𝑉𝑇𝑝
𝑉𝐷𝐷
𝑑𝑉𝐺𝑆 (3.34) 
where τr2 is the rise time while M3 is above threshold. Here, the maximum rise time is for 
VGS between VDD and VTp+, a value slightly above threshold. Integrating gives: 
 𝜇𝐶0𝑝𝑊
2𝐿𝐶𝑉𝐼𝑁
 𝜏𝑟2  = [
1
𝑉𝐺𝑆 −  𝑉𝑇𝑝
]
𝑉𝐷𝐷
𝑉𝑇𝑝+
 (3.35) 
which becomes: 
 
  𝜏𝑟2  =
2𝐿𝐶𝑉𝐼𝑁
𝜇𝐶0𝑝𝑊
[
1
𝑉𝑇𝑝+ −  𝑉𝑇𝑝
−
1
𝑉𝐷𝐷 −  𝑉𝑇𝑝
] (3.36) 
 Figure 3.8 shows plots of τr1 and τr2 against the fan-in, n. The width and length of M3 
and M4 are 0.4µm and 0.35µm; Cint1 and Cint2 in (3.27) are 2.77fF and 0.2fF. The voltage 
dependence of CVIN is omitted for this analysis. Since τr1 >> τr2, the total relaxation time is 
almost entirely dependent on the subthreshold element, τr1, and will be in the order of 
milliseconds. 
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 Figure 3.8 - The two components of the rise time, τr1 and τr2, as a function of the fan-in. 
However, the current flow onto the output branch of the current mirror, considered in Chapter 
4, is greatest when M4 is operating above threshold. The exact effect of τr1 and τr2 on the 
operation of the neuron circuit depends on the values of VW, VLEAK and ΔT. This is 
considered in Section 4.2.2.  
 
3.2.2 Results 
 
In this section, simulation and experimental results are presented which confirm that the 
operation of the synapse is consistent with the theory presented in the previous section. The 
Cadence software suite was used to obtain simulation results, by implementing the SPICE 
general-purpose analogue circuit simulator. Cadence can also be used to extract parasitic 
capacitances and resistances from circuit layouts and annotate them to a schematic view for 
inclusion in the SPICE simulations. The inclusion of parasitics makes the results more 
accurate, so this is done for all simulation results presented. 
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Figure 3.9 - Simulated and modelled values of VDM1. The different regions of operation are indicated and 
numbered. 
Experimental results are obtained through measurements taken from fabricated test chips, as 
described in Appendix 1. Unless otherwise stated, VDD is set to 3V and transistor dimensions 
are: M1,M2 (0.8µm x 0.6µm), M3,M4,M5 (0.35µm x 0.35µm). These are the minimum 
dimensions allowed for transistors on the mid oxide and gate oxide respectively. 
First, the model derived for the value of VDM1 in the previous section can be compared 
against simulation results. Figure 3.9 plots the two sets of results, the different regions of 
operation are indicated on the plot. There is reasonable agreement in regions 2 and 3, and for 
VW > 0.4V in region 1. The discrepancy between the modelled and simulated results is 
greatest in region 4, where both M1 and M2 are unsaturated, and also when VW < 0.4V.   
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Figure 3.10 - Synapse node voltages and output current when VW = 1.0V. 
Simulation data can now be used to verify the claim that when M1 is above threshold, the 
total charge is a function of VW and the pulse width ΔT. Figure 3.10 shows simulation plots 
of VPRES, VIN, VDM1 and IDM2 following the application of an input pulse to the VPRES 
terminal, with VW set to 1V (that is VW > VT). The initial negative undershoot of IDM2 is due 
to the capacitive coupling between the gate and source of M2. As VPRES rises from 0V to 3V 
the output current increases and settles to 2.4uA, where it remains for the duration of the 
input pulse. The corresponding theoretical current for VW = 1V is 2.67uA. The final values 
reached for VDM1 and VIN are 1.86V and 1.44V respectively. The values for VIN and VDM1 
predicted by (3.8) and (3.14) at this point are 2.0V and 1.38V. Given the approximations of 
constant mobility and infinite output impedance have already been considered, the quality of 
the fit could be improved by the use of a more accurate expression for the substrate bias 
dependence of VT. As previously stated, (3.10) does not take into account  short channel 
effects, , or variations in the substrate doping profile. As a result, (3.10) overestimates the 
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dependence of VT on Vsub and excludes a uniform positive shift and slight VDS dependence 
caused by short channel effects [1]. Thus VDM1 is under-estimated for low values of VW and 
overestimated for high values. 
The case where M1 is operating below threshold is now considered. The theoretical analysis 
presented earlier predicted that the synapse output would consist of an initial current spike, 
followed a much smaller constant current for the duration of the input pulse. Simulation 
results for this case are shown Figure 3.11a, where VW = 0.5V. As predicted, there is a 
current spike over the duration of the rise time (10ns), with a peak value of 3.2uA. The total 
amount of charge transferred does not vary significantly with the rise time. If the rise time is 
increased, the magnitude of the IDM2 current spike is proportionally reduced in magnitude and 
the overall charge remains the same. The results obtained from the theoretical model are 
presented in Figure 3.11b for comparison. The magnitude of the current spike is comparable, 
3.6uA, but the duration is shortened, due to the simplified modelling of VDM1 with respect to 
time. As such, the theoretical model will underestimate the total amount of output charge  
from the synapse.  Knowing the value of VDM1, it is possible to extract the VGS and VT of M2 
from the simulated data. These are plotted in Figure 3.12. It can be seen that over the period 
of the current spike, M2 is operating above threshold. After this, M2 operates ~300mV below 
the threshold voltage and the output current is less than 1nA. 
The fabricated chips include a number of large area synapses, where the output n+ region is 
connected to a pad (parasitic capacitance of ~100fF) from which the synapse output current 
can be measured directly. The large synapse dimensions are 100µm x 0.6µm, 75µm x 0.6µm 
and 50µm x 0.6µm. Figure 3.13 shows plots of the synapse output current as a function of 
VW for the three synapses sizes. The relationship between output current and weight voltage 
is approximately linear in the range VT < VW < 1.8V. Figure 3.14 gives a comparison of 
simulated and experimental transient results taken from the large synapses. The responses of 
the 100µm x 0.6µm synapse to an input pulse of width 10us and rise time 1us, is plotted for 
two values of VW.  
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              (a)               (b) 
Figure 3.11 - Synapse node voltages and output current when VW = 0.5V. A single current spike is seen at 
the output, after which IDM2 returns to ~1nA. Simulation results shown in (a), theoretical in (b). 
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Figure 3.12 - VGS and VT of M2. The area between the dotted lines indicates the range over which a 
significant current flows. 
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Figure 3.13 - Synaptic output current against VW for large area synapses.
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Figure 3.14 – Simulated and measured synapse output in response to a 10us input pulse with 1us rise/fall 
times. Measurements taken from 100µm x 0.6µm synapse. 
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Figure 3.15 - Simulated and measured values of VIN. 
The combined synapse/neuron circuit of Figure 3.2 was included on the test chip, with an 
output pad for measuring VIN. Figure 3.15 shows the simulated and measured values of ΔVIN, 
which is the change in VIN following the application of an input pulse to the VPRES terminal, 
as a function of VW. The levelling-off of the characteristics above ~2V is due to the fact that 
the VDS of M2 (VIN – VDM1) decreases for increasing VW. Since M2 operates in saturation for 
VW > 1.26V, a point will eventually be reached where increases in VW are offset by the 
decreased value of VDS. In the linear portion of the graph, the slope of the experimental data 
is less than the slope of the simulated data. This indicates a difference in β values in either or 
both the n channel and p channel transistors The value of VIN varies with the square root of 
βn/βp as given in (3.7). 
Finally, the simulated and measured relaxation of the VIN node is shown in Figure 3.16. A  
3V voltage pulse with rise/fall times of 1ns and pulse width 100ns  is applied to the VPRES 
terminal at t = 0.2ms. The 10% - 90% rise/fall times of the simulated results are 368µs and 
19µs; for the experimental results they are 604µs and 32µs. This agrees with the theoretical 
analysis which predicted that the rise time of VIN will be of the order of hundreds of 
microseconds for a fan-in of 1.   
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Figure 3.16 - Relaxation of the VIN node following an input pulse. 
The difference between the two rise times, ~40%, is equivalent to an additional parasitic 
capacitance on the fabricated chip of approximately 1.2fF, based upon the estimated node 
capacitance in (3.27). 
 
3.3 The three-terminal dynamic synapse 
 
A more advanced synapse design is discussed in this section, where an additional terminal is 
added to increase the functionality of the device. Figure 3.17 shows the device, with a 
schematic view shown in Figure 3.18. An additional control gate is added, the purpose of 
which is to set the rate at which the charge under the weighted gate is replenished following 
the application of an input pulse to the VPRES terminal.  
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Figure 3.17 - Three gate synapse 
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Figure 3.18 - Schematic of three gate synapse and neuron circuit. 
This effect implements synaptic depression. The level of depression can be controlled by 
adjusting either the voltage VP or the inter spike interval (ISI) between consecutive input 
pulses. 
3.3.1 Theory 
 
The theoretical analysis provided for the two gate synapse can be expanded to cover the three 
gate synapse, as the basic operation of the device is essentially the same. Following a VPRES 
pulse, the voltages VDM1, VDM2 and VIN will settle to values such that: 
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 𝐼𝐷𝑀1(𝑉𝑃) = 𝐼𝐷𝑀2(𝑉-𝑊) =  𝐼𝐷𝑀3 = 𝐼𝐷𝑀4 (3.37) 
If VP > 0.8V, M1 will operate above threshold and the operation of the device is essentially 
the same as for the two terminal synapse. When VW > 0.8V, the output charge is given as 
IDM3ΔT. When VW < 0.8V, the output charge becomes independent of the pulse width as the 
substrate bias effect causes M3 to operate subthreshold after VPRES reaches its final value. 
The operation of M1 in subthreshold will have the same effect as operating M2 in 
subthreshold. To satisfy (3.37) the steady state node voltages will be such that M2, M3 and 
M4 will also operate in subthreshold. The consequence of this is that, when VP < 0.8V, the 
output charge, QW is independent of the pulse width for all values of VW. From the scaling 
point of view, this is advantageous, as it increases the consistency between different 
synapses, despite possible variations in input pulse width. 
The depressing action of the synapse can now be considered. The application of an input 
pulse transfers the charge from underneath the gate of M2 to the output node. In order for 
charge neutrality to be maintained in M2, the depletion region expands further into the bulk 
of the device, a condition known as deep-depletion.  The weight charge is replenished 
through M1, at a rate set by VP and this is illustrated in Figure 3.19. The time required for the 
weight charge to be completely replenished is labelled τs. If the ISI is greater than τs, then 
consecutive synaptic outputs will be of the same magnitude. If the ISI is less than τs, then the 
magnitude of the output will reduce following the first input pulse, as illustrated in Figure 
3.20. An expression for τs can be found by equating the charge components in M2: 
 𝑄𝑔 + 𝑄𝑑 + 𝑄𝑖𝑛𝑣 = 0 (3.38) 
Qg, Qd and Qinv are the gate, depletion and inversion layer charges respectively of M2. 
Substituting values gives: 
 𝐶0(𝑉𝑊 − φs) + 𝑞𝑁𝐴𝑊𝑑 + 𝑄𝑖𝑛𝑣 = 0 (3.39) 
Differentiating (3.39) with respect to time gives: 
 
−𝐶0
𝑑φs
𝑑𝑡
 + 𝑞𝑁𝐴
𝑑𝑊𝑑
𝑑𝑡
+
𝑑𝑄𝑖𝑛𝑣
𝑑𝑡
= 0 (3.40) 
φs can be expressed as: 
 
φs =
𝑞𝑁𝐴𝑊𝑑
2
2𝜖𝑠𝑖𝜖0
 (3.41) 
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Figure 3.19 - Between input pulses, the weight charge is replenished through M1. 
 
 
Figure 3.20 - Illustration of the depressing effect. When the ISI < τs, the charge recovery is incomplete. 
Differentiating both sides gives: 
 dφs
dt
=
𝑞𝑁𝐴𝑊𝑑
𝜖𝑠𝑖𝜖0
𝑑𝑊𝑑
𝑑𝑡
 (3.42) 
Also: 
 𝑑𝑄𝑖𝑛𝑣
𝑑𝑡
=
𝐼𝐷𝑀1
𝑊𝛿
 (3.43) 
Where W is the width of the gate of M1 and δ is the channel depth, assumed to be 5nm [2]. 
Rewriting (3.40): 
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−𝐶0
𝑞𝑁𝐴𝑊𝑑
𝜖𝑠𝑖𝜖0
𝑑𝑊𝑑
𝑑𝑡
 + 𝑞𝑁𝐴
𝑑𝑊𝑑
𝑑𝑡
+
𝐼𝐷𝑀1
𝑊𝛿
= 0 (3.44) 
Rearranging and separating variables gives: 
 
[1−𝐶0
𝑊𝑑
𝜖𝑠𝑖𝜖0
] 𝑑𝑊𝑑 = −
𝐼𝐷𝑀1
𝑊𝛿
1
𝑞𝑁𝐴
𝑑𝑡  (3.45) 
Initially, Wd will be equal to the deep depletion width, Wdo, which is given by: 
 
𝑊𝑑𝑜 = √
2𝜖0𝜖𝑠𝑖φdo
qNA
 (3.46) 
The surface potential in deep depletion, φdo, can be found from the quadratic equation 
relating gate voltage to surface potential: 
 
VG =
√2𝑞𝑁𝐴𝜖𝑠𝑖𝜖0φ𝑠
Co
+ φ𝑠 (3.47) 
With VG = 3V and substituting values of other parameters, listed in Table 3.1, a value of φdo 
= 1.52V is obtained by solving the quadratic equation, (3.47). At equilibrium, the depletion 
width, Wdf, is approximately equal to the depletion width at inversion: 
 
𝑊𝑑𝑓 = √
4𝜖0𝜖𝑠𝑖φb
qNA
 (3.48) 
Integrating (3.45) between Wdo and Wdf gives: 
 
[𝑊𝑑−𝐶0
𝑊𝑑
2
2𝜖𝑠𝑖𝜖0
]
𝑊𝑑𝑜
𝑊𝑑𝑓
= −
𝐼𝐷𝑀1
𝑊𝛿
1
𝑞𝑁𝐴
𝜏𝑠  (3.49) 
Substituting the boundary conditions and rearranging for τs gives: 
 
𝜏𝑠 = −
𝑊𝛿𝑞𝑁𝐴
𝐼𝐷𝑀1
[𝑊𝑑𝑓 − 𝑊𝑑𝑜 +
𝐶0
2𝜖𝑠𝑖𝜖0
(𝑊𝑑𝑜
2 − 𝑊𝑑𝑓
2 )]  (3.50) 
When M1 is operating in subthreshold, τs can be expressed as a function of VP: 
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Figure 3.21 - Charge recovery time as a function of VP, for VW = 1V, 2V and 3V. 
 
𝜏𝑠 = −
𝑊𝛿𝑞𝑁𝐴
𝐼0𝑛 exp (
𝑞𝑉𝑃
𝑚𝑛𝑘𝑇
)
[𝑊𝑑𝑓 − 𝑊𝑑𝑜 +
𝐶0
2𝜖𝑠𝑖𝜖0
(𝑊𝑑𝑜
2 − 𝑊𝑑𝑓
2 )]  
(3.51) 
 Figure 3.21 shows plots of τs as a function of VP for VW = 1V, 2V and 3V. 
 
3.3.2 Simulation and Experimental Results 
 
In this section, results are presented which demonstrate that the updated synapse circuit can 
implement synaptic depression. Simulations results are again obtained using Cadence. The 
synapse/neuron circuit of Figure 3.18 was fabricated to provide experimental results. An 
output pad was again used to measure the value of VIN. For the following results, transistor 
dimensions are M1,M2, M3 (0.8µm x 0.6µm), M4, M5, M6 (0.35µm x 0.35µm). The 
simulation results of Figure 3.22 show the depressing effect. With VP set to 0.4V, input 
pulses are applied every 0.2ms. In this case, the ISI is insufficient to fully replenish the 
weight charge. 
(V) 
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Figure 3.22 - Simulation results showing effect of too short an ISI on the synapse output. VP = 0.4V. 
The first output pulse has a magnitude of 0.59uA, each subsequent pulse has a peak output 
current of 0.27uA. The depressing action also affects ΔVIN. For the first pulse, ΔVIN = 0.56V, 
for each subsequent pulse, ΔVIN = 0.35V. As the ISI is increased, the amount of charge 
replenished increases until total charge recovery is achieved. Figure 3.23 shows VIN and IDM3 
for an ISI of 1.5ms, which is greater than the minimum required value. It can clearly be seen 
that for both input pulses, ΔVIN and IDM3 take the same values. 
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Figure 3.23 - Simulation showing full charge recovery for VP = 0.4V. 
Using the fabricated test circuit, it is only possible to measure the value of VIN. The current 
through the synapse cannot be directly measured, but the charge recovery time can be 
measured by observing ΔVIN.  Experimental results are plotted in Figure 3.24. Input pulses 
with ISIs of 1.5ms and 3ms were applied to the circuit and VIN was recorded. In this case VP 
is set to 0.2V. As was observed for the simulated results, a sufficiently small ISI results in a 
reduced ΔVIN for subsequent inputs. A 3ms ISI is required for full charge recovery. 
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Figure 3.24 - Experimental results showing partial and full charge recovery . VP = 0.2V 
Repeating the measurements described above for different values of VP yields the plot of 
Figure 3.25a, where the charge recovery time is plotted against VP. The results show that the 
synapse is able to implement a depressing action with recovery times spanning more than 
four orders of magnitude, from tens of milliseconds to fractions of a microsecond. This effect 
also provides the synapse with an adjustable refractory period, over which the synapse output 
is greatly reduced. 
There is some discrepancy between the experimental, theoretical and simulation results. The 
gradients of the simulated and experimental sets of results are approximately equal, but there 
is a linear shift along the x-axis between them. This indicates a threshold voltage difference 
between the fabricated chips and the SPICE model used for simulation of ~80mV. 
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(a)                   (b) 
Figure 3.25 - Charge recovery time against VP, VW = 2V. Simulated, theoretical and experimentally 
measured results are plotted. Original simulation results are plotted in (a), results shifted by 80mV are 
shown in (b). 
As explained in Chapter 2, MOSFET threshold voltages can vary from the typical values by 
up to 100mV, so such variations are within the expected limits. Figure 3.25b plots the results 
where the simulation data has been shifted along the x-axis to account for the perceived 
difference in threshold voltages. In both cases, the theoretical values are lower than the 
measured and simulated values, by roughly three quarters of one order of magnitude. 
For a constant value of VP, the charge recovery can be plotted against time by measuring the 
amount of charge recovered for increasing values of ISI. This is plotted in Figure 3.26, for VP 
= 0.1V. The simulated and experimental recovery times are 7.5ms and 12ms, consistent with 
the values plotted in Figure 3.25a. Table 3.2 compares the depressing action of the silicon 
synapse with that of a biological synapse. The silicon device is able to introduce a greater 
degree of charge reduction, while maintaining the variability in recovery time. 
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Figure 3.26 – Normalised charge recovery against time. VP = 0.1V VW = 2V. 
 
 Silicon Synapse Biological Synapse [3] 
Magnitude of charge 
reduction 
0 -100% 0 – 15% 
Recovery time 0.5us – 10ms (~4 orders of 
magnitude) 
100ms – 10 minutes (~4 order of 
magnitude) 
Table 3.2 - Comparison of depression between silicon and biological synapses. 
 
3.4 Conclusions and Discussion 
 
In this chapter, implementations of static and dynamic silicon synapses have been described. 
Both types of synapseare compact, with layout dimensions of 2.1µm x 5.0µm (static) and 
2.1µm x 6.2µm (dynamic) when fabricated in a 0.35µm process. When compared to the 
synapse devices considered in Chapter 1, Section 1.3.2, the dynamic synapse requires only a 
quarter of the area of the smallest equivalent device reported in the literature. The power 
(C
) 
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consumption of an individual synapse can be considered as low, with a VDD of 3V, transient 
operating currents of several uA and resting  currents in the nA range. 
Synaptic plasticity is implemented through a weight voltage, VW, which controls the amount 
of charge delivered by the synapse. For the two terminal static synapse, the total weight 
charge can also be controlled by varying the pulse width of input signals. A potential 
downside to this is that for large scale implementations, it may be necessary to include 
additional circuitry to regulate the pulse width, as unwanted variations could adversely affect 
the overall performance of the network. 
The more advanced, three-terminal dynamic synapse is not affected by variations in pulse 
width. The inclusion of an additional control gate, biased in subthreshold renders the weight 
charge independent of pulse width. The main function of the additional gate is to implement 
synaptic depression by controlling the rate of recovery of the weight charge. Recovery times 
spanning four orders of magnitude are achievable, through adjustments to the value of the 
control voltage VP. This range of values is comparable to that seen in biological systems. 
This depressing mechanism can also be viewed as an implementation of a refractory period. 
After the synapse has fired, there is a period of time, dependent on VP, over which the 
synapse output is less than 1% of its original value. 
These two devices provide an effective, compact implementation of the most ubiquitous 
element in biological neural systems – the synapse. Several of the key processes of biological 
synapses are successfully implemented. In the following chapter, it is shown how the synapse 
integrates with the neuron circuit to create a compact, functional neural block, capable of 
producing biologically plausible PSPs. 
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Chapter 4: Neuron Circuit 
 
4.1 Introduction 
 
In this chapter, the circuit used to implement hardware neuron cells are presented. The neuron 
can take inputs from the synapse devices described in the previous chapter, and replicate the 
functionality of biological neurons, based upon the Leaky Integrate and Fire (LIF) model. 
The operation of the neuron with both static (two terminal) and dynamic (three terminal) 
synapses is considered. A single neuron receives signals from n presynaptic neurons via a 
series of n synapses (S1 – Sn). The firing of a presynaptic neuron generates a weighted, time 
decaying voltage change in the cell body of the neuron, which is referred to as a post synaptic 
potential (PSP). The shape of a PSP is typically characterised by a fall time which is much 
greater than the rise time. As multiple synaptic signals are summed in the cell body, the 
magnitude of the PSP may exceed the neuronal threshold voltage. When this happens, a 
signal known as an action potential is generated and propagated to postsynaptic neurons 
along axons. While the shape of individual PSPs may vary between neurons, the action 
potential is thought to be invariant, as such it can be considered to be a ‘binary’ event [1]. 
The neuron circuit and the generation of PSPs are described in Section 4.2; experimental and 
simulated results for static and dynamic synapses are presented in Section 4.3. Triggering 
circuitry is considered in Section 4.4 and a possible method of connecting inhibitory synapses 
to the neuron is discussed in Section 4.5. Discussions and conclusions are given in Section 
4.6. 
 
4.2 Theory of operation 
 
The neuron circuit, with connected static synapse, is reprinted for convenience in Figure 4.1. 
The circuit consists of a current mirror (transistors M4/M5) and a leakage transistor, M6, 
which regulates the fall time of the PSP. Synaptic currents in the drain of M4 are mirrored 
through M5 to the VPSP node, where they induce a change in voltage, ΔVPSP. In order to fully 
describe the PSP, it is necessary to know the magnitude of ΔVPSP and the rise/fall times. 
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Figure 4.1 - Neuron circuit with two terminal (static) synapse. 
4.2.1 Derivation of ΔVPSP 
 
The change in voltage of VPSP in response to a synaptic input can be expressed as: 
 
ΔVPSP =
𝑄𝑊
𝐶𝑃𝑆𝑃
 (4.1) 
where CPSP is the voltage dependent capacitance associated with the VPSP node and QW is the 
synaptic output charge, derived in Chapter 2: 
 
𝑄𝑤(𝑉𝑊) =
𝛽𝑛
2
(𝑉𝑊 −  𝑉𝑇𝑛)
2Δ𝑇 (4.2) 
ΔT is the width of the VPRES pulse and VW is the weight voltage. CPSP consists of the 
capacitance associated with the drain of M5 and the parasitic capacitances associated with the 
node: 
 
 𝐶𝑃𝑆𝑃  = √
𝑞𝑁𝐴𝜖𝑠𝑖𝜖0
2(𝜑𝑏 + 𝑉𝑃𝑆𝑃)
𝐴 + 𝐶𝑃 (4.3) 
With VPSP initially 0V and CP estimated to be 2fF, from a back-annotated simulation. CPSP = 
3fF. 
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Figure 4.2 - VPSP against VW. Input pulse widths are indicated. VDD = 3V. 
 It is assumed that the mirrored current, IM4 = IM3. In practice the mirroring action is affected 
by differences in the drain-source voltages of M3 and M4 and the λ parameter, extracted in 
Chapter 2. The fabricated chips used for taking measurements have current mirror transistors 
with short channel lengths, 0.35µm, and a λ value of 90mV-1. For further iterations, devices 
with longer channels would form a more effective current mirror, due to their flatter output 
characteristics and lower value of λ, 11.2mV-1 when L = 3.5µm.  The maximum difference 
between IM3 and IM4 will occur when there is the greatest difference between the drain source 
voltages of the two devices, and can be calculated using the expression for the drain current 
of a MOSFET in saturation: 
 
𝐼𝐷 = µ𝐶0
𝑊
2𝐿
(𝑉𝐺𝑆 − 𝑉𝑇)
2(1 + 𝜆𝑉𝐷𝑆) 
(4.4) 
This corresponds to VPSP = 0V and VIN = 2.3V (VGS = VT). For short channel devices, where 
λ =90mV-1, this gives IDM4 = 1.20IDM3. The long channel value of λ = 11.2mV-1 gives IDM4 = 
1.03IDM3.  To maintain the correct current levels, it would be necessary to also increase the 
widths of M3 and M4 to match the length. In reality, 100% accuracy may not be required, as 
discussed further in Chapter 6. 
(V) 
(V
) 
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Another assumption made for the purposes of the analysis is that the leakage transistor M5 
will have no effect on the initial value of ΔVPSP. The total charge QW will in fact be reduced 
by a small amount due to a constant leakage current through M5. This introduces a slight 
dependence of ΔVPSP on the value of VLEAK, which will shift the ΔVPSP vs. VW curve along 
the VW-axis by a fixed amount in the positive direction. If VLEAK is < 0.4V, then the effect is 
negligible. The shift at VW = 0.55V (VT) is 21mV. 
Figure 4.2 plots ΔVPSP for ΔT = 1ns, 10ns, 100ns and 1000ns. The maximum value VPSP can 
take is VDD, which is set to 3V. As ΔT increases, it can be seen that the operational voltage 
range decreases, making ΔVPSP more sensitive to changes in VW. If necessary, it would be 
possible to introduce an additional capacitive loading onto the node, which would allow the 
dynamic range of the device to be increased. This is considered in more detail in Chapter 6. 
 
4.2.2 Rise Time 
 
The rising portion of VPSP is controlled by the current (IM4 – IM5). The initial value of VIN 
following the application of an input pulse was found in Chapter 3, (3.1) to (3.8), to be given 
by: 
 𝑉𝐼𝑁 = 3.51 − 1.51𝑉𝑊 (4.5) 
VIN remains at this value for the duration of the input pulse, ΔT, after which it will return to 
its resting value in the manner described in Section 3.2.1.2. The value of VPSP will increase 
while IM5 > IM4. For a given value of VLEAK, the rise time can be estimated by finding the 
voltage at which IM4 = IM5, VR: 
 
𝑉𝑅 = 𝑚𝑝  
𝑘𝑇
𝑞
𝑙𝑛 (
𝐼0𝑛
𝐼0𝑝
) +
m𝑝
𝑚𝑛
V𝐿𝐸𝐴𝐾 (4.6) 
 The rise time of VPSP will be equal to the time taken for the voltage at the VIN node to reach 
VR. Having previously developed expression for the rise time of the VIN node, in Chapter 3, 
section 3.2.1.2 the rise time of VPSP is given by: 
 𝑡𝑟𝑃𝑆𝑃 =  Δ𝑇 +  𝜏𝑟1 + 𝜏𝑟2 (4.7) 
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𝜏𝑟1 = 𝐶𝑉𝐼𝑁
𝑚𝑝𝑘𝑇
𝐼0𝑝𝑞
[exp (−
𝑞𝑉𝑅
𝑚𝑝𝑘𝑇
) − exp (−
𝑞𝑉𝑇𝑝
𝑚𝑝𝑘𝑇
)] (4.8) 
 
 
 𝜏𝑟2  =
2𝐿𝐶𝑉𝐼𝑁
3𝜇𝐶0𝑝𝑊
(𝑉𝐼𝑁 − 𝑉𝑇𝑝)
3
 (4.9) 
It is assumed that VR will be such that M5 is operating in subthreshold. For values of VLEAK > 
0.45V, the corresponding value of VR is above threshold and τr1 can be disregarded. Values 
obtained from (4.7) are plotted in the results section. Once VPSP has reached its final value, 
the voltage at the VIN node continues to rise until it reaches its resting potential of ~0.25V. 
 
4.2.3 Fall Time 
 
During the falling portion of the VPSP waveform, IM5 > IM4. In order for the fall time to be 
dependent only on the value of VLEAK, it is necessary to set VLEAK to a minimum value such 
that IM5 >> IM4. To satisfy this,  IM5 = 10IM4 is taken as a minimum requirement. Taking into 
account the difference in subthreshold parameters between the nMOST and pMOST devices, 
setting VLEAK > 0.3V satisfies the criteria. Given this, the rate at which charge leaks away 
from the VPSP node can be expressed solely as a function of VLEAK. 
 
𝐼𝑀5 = 𝐼0𝑛 exp (
𝑞𝑉𝐿𝐸𝐴𝐾
𝑚𝑛𝑘𝑇
) (4.10) 
The fall time can be calculated according to: 
 
𝑡𝑓𝑃𝑆𝑃 =
𝑄𝑊
𝐼𝑀5
 (4.11) 
The fall time is more conveniently expressed as a function of ΔVPSP: 
 
𝑡𝑓𝑃𝑆𝑃 =
Δ𝑉𝑃𝑆𝑃𝐶𝑃𝑆𝑃
𝐼𝑀5
     (4.12) 
Figure 4.3 plots     (4.12) for VLEAK = 0.35V, 0.40V and 0.45V. Figure 4.4 plots the fall time 
against VLEAK for a constant ΔVPSP of 1V. It is estimated that the fall time can be set between 
several milliseconds and tens of nanoseconds. Biological neurons are observed to have fall 
times in the order of milliseconds. 
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Figure 4.3 - Fall time against ΔVPSP for different values of VLEAK. 
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4.3 Results 
 
In this section, the characteristics of PSPs obtained from simulations and measured from 
fabricated chips are presented and compared with the theoretical predictions. Individual PSPs 
are examined to confirm the biological plausibility of the neuron circuit. 
 
4.3.1 Two terminal synapse 
 
The results obtained in the previous section describing the operation of the neuron cell can be 
compared against simulated and experimentally obtained values. Figure 4.5 plots the value of 
ΔVPSP against VW for each of the different methods. For comparison, the dynamic range, 
midpoints (VW at ΔVPSP = 1.5V) and percentage deviation from the measured values of each 
set of data are shown in Table 4.1. Simulations of the circuit were also conducted  including 
the additional MOSFET drain/source resistance measured in Chapter 2. However, due to the 
small currents involved, only a 0.6mV shift along the VW-axis seen between the two sets of 
results. 
The agreement between the simulated and measured results is good, with at most an 8% 
difference. There is poorer agreement between the theoretical and experimental results, with a 
maximum of 13% difference. Given that the potential for variation in the experimental values 
of βn, VTn and CPSP is up to 20% under AMS specifications, 13% is deemed to be an 
acceptable mismatch. 
 ΔT = 10ns ΔT = 1ns 
Range Midpoint Range Midpoint 
Theoretical 123mV (11%) 0.89V (11%) 332mV (13%) 1.07V (4%) 
Simulated 145mV (5%) 0.93V (7%) 321mV (8%) 1.05V (6%) 
Measured 138mV 1.00V 295mV 1.11V 
Table 4.1 - Ranges and midpoints of data in Figure 4.5. Bracketed terms indicate percentage difference 
from experimentally measured values. 
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Figure 4.5 - ΔVPSP against VW for ΔT = 1ns and 10ns. 
The rise-time of the PSP, predicted by (4.7), is compared against simulated 0%-100% rise- 
times in Figure 4.6. Only the section corresponding to the dynamic range of the neuron is 
shown for each case. The theoretical model generally underestimates the value of the rise 
time, by up to 3ns for lower values of VW. Experimental results are omitted from this plot, as 
measurement noise makes it difficult to discern exact values, given that the variations can be 
less than 0.1ns in magnitude. 
The final aspect of the theoretical prediction to be evaluated is the fall-time. The three sets of 
results, for ΔVPSP = 1V, are plotted in Figure 4.7a. While there is reasonably good agreement 
between the theoretical and measured results, there is a shift of ~60mV between the 
simulated and measured results. 
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Figure 4.6 - Simulated and theoretical rise times over the appropriate dynamic range. VLEAK = 0.4V 
Referring back to Table 4.1, it can be seen that the voltage difference between the midpoints 
of the simulated and measured results is also ~60mV. This suggests that the threshold voltage 
on the chip used for measurements is ~60mV higher than the typical value used for 
simulations. Again, this falls within the range of variability specified by the chip 
manufacturer. Figure 4.7b plots the data with the simulated values shifted along the x-axis by 
60mV. 
Examples of PSPs obtained from the neuron circuit are shown in Figure 4.8 and Figure 4.9, 
which demonstrate the temporal summation of multiple synaptic inputs. Simulation and 
experimental results are shown. The values of VW and VLEAK have been adjusted in the 
simulation such that waveforms similar to the experimental results are obtained. In both 
cases, the rise/fall time of the VPRES pulse is 0.1ns and the pulse width is 10ns. Figure 4.8 
shows a PSP generated following three input spikes applied to the VPRES terminal. For Figure 
4.9, twenty inputs were applied, with lower values of VW and VLEAK used. 
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(a)          (b) 
Figure 4.7 - Fall time against VLEAK. ΔVPSP = 1V, (a) original results, (b) simulation results shifted 60mV 
along x-axis. 
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Figure 4.8 - PSP in response to 3 inputs. Experimental values: VW = 0.95V, VLEAK = 0.36V. Simulation 
values: VW = 0.89V, VLEAK = 0.3V. VPRES rise/fall time 0.1ns, pulse width 10ns. VPSP Fall time = 140us. 
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Figure 4.9 - PSP in response to 20 inputs. Experimental values: VW = 0.9V, VLEAK = 0.3V. Simulation 
values: VW = 0.84V, VLEAK = 0.26V. VPRES rise/fall time 0.1ns, pulse width 10ns. VPSP Fall time = 500us. 
Given that the values of VW remain unchanged, it would be expected that the change in VPSP 
following each synaptic input will be the same. Taking values from Figure 4.8, it can be seen 
that this is not the case. The change in voltage following the first two synaptic pulses are 
0.58V and 0.44V respectively. As VPSP increases, the capacitance associate with the VPSP 
node also increases. Since ΔVPSP = QW / CPSP, this reduces the voltage change for subsequent 
input spikes. The implications of this are discussed further in Chapter 6. 
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Figure 4.10 - Three terminal synapse and neuron circuit. 
4.3.2 Three terminal (dynamic) synapse 
 
The neuron circuit, connected to the three gate synapse is shown in Figure 4.10. In this 
section, results are presented which demonstrate the ability of this configuration to produce 
depressing PSPs.  
The ΔVPSP against VW characteristic is shown in Figure 4.11. The smaller output charge of 
the three terminal device results in a much larger dynamic range, approximately 2V, than 
observed for the two gate synapse. 
Generated PSPs are shown in Figure 4.12, Figure 4.13 and Figure 4.14, with different 
combinations of VP and inter spike interval (ISI). As for the previous set of PSPs generated, 
the simulation and experimental control voltages used have been adjusted so that the two sets 
of results match. The exact voltages used are indicated in the figure captions. The effect of 
changing VP on the magnitude of the PSP is demonstrated in Figure 4.12.  
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Figure 4.11 - PSP magnitude against VW. The dynamic range is ~2V. 
For a fixed ISI, the magnitude of the PSP decreases after the first synaptic input as the value 
of VP is decreased. A similar effect is seen in Figure 4.13, where VP is kept constant, but the 
length of the ISI adjusted. Finally, Figure 4.14 shows PSPs generated when multiple 
depressing synaptic inputs are temporally summed. The result is a depressing PSP, the exact 
shape of which depends on the ISI and/or the value of VP.  
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Figure 4.12 - Effect of changes in VP on the PSP. ISI is fixed at 1.5ms. Experimental values: VW = 1.25V, 
VLEAK = 0.44V. Simulation values: VW = 1.19V, VLEAK = 0.38V. 
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Figure 4.13 - Effect of changing ISI with a fixed VP. Experimental values: VW = 1.25V, VLEAK = 0.44V, VP 
= 0.41V. Simulation values: VW = 1.19V, VLEAK = 0.38V, VP = 0.35V. 
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Figure 4.14 - An appropriate combination of synaptic inputs can create a depressing PSP. Experimental 
values: VW = 1.3V, VLEAK = 0.48V, VP = 0.41V. Simulation values: VW = 1.24V, VLEAK = 0.42V, VP = 0.35V. 
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Figure 4.15 - Neuron with triggering and reset circuitry. Transistor dimensions: M6/M8 – 3.5µm x 
0.35µm, M7/M9 – 0.4µm x 3.5µm, M10 – 0.4µm x 0.35µm. 
 
4.4 Triggering circuitry 
 
The neuron circuit is capable of integrating multiple synaptic inputs. In order to fully 
replicate the functionality of a biological neuron, triggering circuitry is required. A possible 
implementation is shown in Figure 4.15. The neuron is connected to a dual inverter chain 
(M6/M7 and M8/M9) and a reset transistor M10. In a large scale network implementation, 
VOUT would serve as a presynaptic input to a separate synapse/neuron cell.  
Initially, with VPSP = 0V, VOUT = 0V. When VPSP exceeds the triggering voltage of the first 
inverter, its output undergoes a high-low transition. VOUT goes high; M10 turns on and 
discharges the VPSP node back to 0V. The exact triggering point, VM, can be set by 
appropriate transistor sizing, where VM varies according to:  
 
√
βn
βp
=
𝑉𝐷𝐷 − 𝑉𝑀 − 𝑉𝑇𝑝
𝑉𝑀 − 𝑉𝑇𝑛
 (4.13) 
That is: 
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Figure 4.16 - VPSP and VOUT. When VPSP reaches the triggering level, VOUT undergoes a low-high 
transition and the device is reset. Synaptic inputs are applied every 20us. VW = 0.7V, VLEAK = 0.3V. 
 
𝑉𝑀 =
𝑉𝐷𝐷 − 𝑉𝑇𝑝 + √
βn
βp
𝑉𝑇𝑛
1 + √
βn
βp
 (4.14) 
By setting Wn/Ln to 10, WP/LP to 1 and vice-versa, values of VM between 0.87V and 1.89V 
are obtainable. Choice of the value for VM will depend on the network architecture. Higher 
triggering voltages would increase the range of usable weight voltages, producing neurons 
which require larger number of inputs before firing; lower triggering voltages would create  
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Figure 4.17 - Neuron circuit with excitatory and inhibitory synapses. 
neurons which are more sensitive to synaptic inputs, which would subsequently fire more 
frequently. Further tuning of the switching voltage is possible through the application of 
substrate bias to the p-channel devices. All n-channel devices share a common substrate 
connection, so the application of bias to these is not practical. A bias of 0.5V applied to M6 
will increase the triggering voltage by up to 300mV, depending on the sizing of the 
MOSFETs. The necessity of a variable triggering voltage is dependent on the overall network 
architecture and training methodologies chosen. In many cases the feature may not be 
required. 
Simulation results confirming the operation of the triggering circuitry are shown in Figure 
4.16. Presynaptic pulses are repeatedly applied to the VPRES terminal, causing VPSP to 
increase. When the triggering voltage, 1.65V, is reached, VOUT can be seen to go high, 
resetting VPSP to 0V. The width of the output pulse can be increased/decreased by altering the 
dimensions of M10 to increase/decrease the rate at which the VPSP node is discharged. In this 
case, the pulse width is ~30ns. 
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Figure 4.18 - VPRES and VPSP. E/I labels indicate whether the synapse firing is excitatory or inhibitory. VWe 
= 0.55V, VWi = 0.6V, VLEAK = 0.4V. 
4.5 Inhibitory synapses 
 
All of the synaptic activity considered so far has been excitatory in nature, increasing the 
value of VPSP. Many neural network algorithms require the use of inhibitory synapses which 
provide for negative weights, which is equivalent to a reduction in the value of VPSP. Figure 
4.17 shows the proposed implementation. The excitatory synapse is connected as normal, 
between the drain of M3 and ground. If a synapse is also connected between the drain of M4 
and ground, then it will function in an inhibitory fashion.  
 
(V
) 
(V
) 
99 
 
The application of a pulse to the VPRESi terminal initiates the transfer of charge through the 
synapse as normal. However, in this case the charge is removed from the VPSP node, reducing 
the potential towards 0V. 
Inhibitory synapses only have an effect if excitatory synapses have recently fired, as the 
potential of the neuron cannot be moved below its resting potential, 0V in this case. Figure 
4.18 shows the results of a simulation where two excitatory inputs are followed by two 
inhibitory inputs. After increasing in response to the excitatory inputs, VPSP can be seen to be 
reduced by the inhibitory inputs. 
 
4.6 Conclusions 
 
In this chapter, the structure of the neuron circuit has been described and results have been 
presented which validate its operation. In combination with the synapse cell, the neuron can 
produce biologically plausible PSPs. Plasticity, temporal summation, adjustable fall times, 
refractory periods and depression have all been demonstrated through measurements taken 
from fabricated devices. In addition, potential implementation of inhibitory synapses and a 
triggering/reset circuit have been described. While further work is required on these two 
areas, the simulation results presented indicate that they are viable prospects which will 
increase the functionality of the neuron cell even further. 
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Chapter 5: Axonal Delay Circuit 
 
5.1 Introduction 
 
The combined synapse/neuron circuit of the previous chapter provides a small area building 
block for hardware neural networks, implementing key features seen in biological neural 
networks. The functionality of the cell can be extended further, through the inclusion of 
additional circuitry to replicate the effect of an axonal delay. 
In biological systems, interneuron communication is achieved through the transmission of 
action potentials along axons. Human axons are typically hundreds of micrometres to several 
millimetres in length, but can extend up to a metre. Conductance velocities are between 
0.5m/s and 120m/s [1, 2]. This produces a typical range of delays between one microsecond 
and  several milliseconds. The delay introduced by axons has been shown to play a 
computational role in the brain, which is particularly evident in the localisation of sound [3]. 
In this chapter, a circuit is presented which can implement an axon delay line between the 
output of a presynaptic neuron and the associated synapse. The circuit comprises a 
subthreshold MOSFET in series with a CMOS inverter chain consisting of two inverters. If 
an input is received from a presynaptic neuron, charge leaks through the transistor onto a 
capacitor which is in parallel with the inverter chain, and the input voltage to the inverter 
increases. The delay time is defined as the time between the presynaptic input being received 
and the output of the second inverter turning high. The associated rate of change of the 
inverter input voltage will be a function of the capacitance value and the MOSFET gate 
voltage. By adjusting the gate voltage of the MOSFET, it is possible to introduce a delay with 
a duration ranging from hundreds of milliseconds to tens of microseconds. 
The chapter is organised as follows. In Section 5.2, the axon circuit is described and design 
equations are produced. Section 5.3 shows results achieved through SPICE simulations and 
through measurements taken from fabricated test chips. A complete neural cell consisting of 
the axon integrated with the synapse and neuron circuits described in previous chapters is 
shown in Section 5.4. Discussion and conclusions are given in Section 5.5. 
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Figure 5.1 - Circuit for the implementation of an axonal delay. 
5.2 Axon Circuit and Theory of Operation 
 
The axonal delay circuit is shown in Figure 5.1. It consists of a p-channel leakage transistor 
M1, a capacitor C, and two inverters, M2, M3 and M4, M5. The p-MOSFET sits an n-well, 
thus allowing the substrate to be tied to source, to prevent back-bias effects. 
The input to the circuit is to be taken as the output from a presynaptic neuron, while the 
output feeds into a postsynaptic neuron. To achieve the desired range of delays and to reduce 
the overall power consumption of the cell, the value of VLEAK is set to bias M1 in the 
subthreshold region, where the threshold voltage of M1 is 0.7V. 
Initially, with VIN = 0V no current will flow through M1. The voltage across the capacitor, 
VN, and the output voltage, VOUT, will be 0V. Consider the arrival of a voltage pulse of 
magnitude VDD at time t = 0 at the VIN terminal. VN will jump to a voltage set by the 
capacitive division between M1 and C: 
 
𝑉𝑁0 = 𝑉𝐷𝐷
𝐶𝑀1
𝐶𝑀1 + 𝐶
 (5.1) 
AMS provides a value for the drain/source capacitance associated with M1 of 1.36fFµm-2, 
which gives a value for CM1 of 0.4fF, using values provided by AMS. VN will increase 
according to: 
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𝐼𝑀1 = 𝐶
𝑑𝑉𝑁
𝑑𝑡
 (5.2) 
In the subthreshold region, the current through M1 can be assumed to be constant for a given 
value of VGS if  VDS > 3Vth: 
 
𝐼𝑀1 = 𝐼0exp (
𝑉𝐺𝑆
𝑚𝑉𝑡ℎ
) (5.3) 
An expression for the total delay time can be found by combining (5.2) and (2.25), 
rearranging and integrating between VN = VN0 and VN =  VTI, the triggering voltage of the 
first inverter: 
 
𝐼0exp (
𝑉𝐺𝑆
𝑚𝑉𝑡ℎ
) ∫ 𝑑𝑡
𝑡
0
= 𝐶 ∫ 𝑑𝑉𝑁
𝑉𝑇𝐼
𝑉𝑁0
 (5.4) 
 
 
𝑡 =
𝐶
𝐼0exp (
𝑉𝐺𝑆
𝑚𝑉𝑡ℎ
)
(𝑉𝑇𝐼 − 𝑉𝑁0) (5.5) 
IO and m can be assigned nominal values extracted from the AMS 0.35µm CMOS process, 
9fA and 1.71 respectively. M1 is 0.4µm x 0.35µm, the minimum dimensions allowed. The 
value of VN0 was calculated using (5.1) for each value of C. Figure 5.2 shows a plot of (5.5) 
as a function of the VGS of M1, in the subthreshold region, for C = 1fF, 10fF and 100fF. The 
threshold voltage of the pMOST is taken to be 0.7V, as measured in Chapter 2. 
 
5.3 Simulation and Experimental results 
 
The circuit of Figure 5.1 was fabricated in the 0.35µm CMOS process, as described in 
Appendix 1. The widths and lengths of all transistors were set to 0.40µm and 0.35µm 
respectively. A two polysilicon layer capacitor was used, with nominal value for the 
capacitor,  C = 100fF. The  delay time was measured both experimentally and through SPICE 
simulations, using default parameters provided by AMS. With VDD set to 3V, a 0V-3V 
voltage step was applied to the VIN terminal. Assuming a finite pulse width, the input signal 
can be considered a voltage spike, which is typical of the type of signal that would be 
encountered in systems communicating through neuronal output spikes. 
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Figure 5.2 – Delay time as predicted by (5.5) for three values of C. The threshold voltage of M1 is 0.7V. 
The ability of the circuit to work with such signals is demonstrated in Section 4.4. The delay 
time is measured as the time difference between VIN going high and VOUT going high, as 
shown in Figure 5.3. The experimental and simulated delay times are shown alongside 
theoretical values, predicted by (5.5), in Figure 5.4a. 
For 0V < VGS < 0.3V, the simulated and experimental results are constant at 30ms and 53ms 
respectively, indicating a constant leakage current flowing through M1. When VGS > 0.3V, 
there is an exponential fall off of the delay time. There is a linear shift between the two sets 
of results, equivalent to a threshold voltage difference of approximately 60mV (VTexp = VTsim 
- 60mV), which is within the +/- 100mV tolerance of the AMS process. The theoretical 
predictions show good agreement with the other results for VGS > 0.3V. It is possible to 
improve the quality of fit of the theoretical data by modelling the delay time for VGS < 0.3V 
as a constant value: 
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Figure 5.3 - Measurement of delay time as observed on oscilloscope. VGS =  0.45V.  
 
𝑡 =
𝐶
𝐼0 exp (
0.25
𝑚𝑉𝑡ℎ
)
(𝑉𝑇𝐼 − 𝑉𝑁0) (5.6) 
With a subthreshold slope of 98.4mV/decade, a threshold voltage shift of -60mV will 
increase the value of I0 by a factor of 10
60/98.4
 = 4. Solving (5.6) under this condition gives a 
value for the constant delay of 15ms. The results produced after making these adjustments are 
plotted in Figure 5.4b, where the simulation results are also modified to take into account the 
60mV threshold voltage shift, assuming that it arises from a higher than expected fixed oxide 
charge. Reasonably good agreement between the three sets of values is shown across the 
entire voltage range. The VT could also be shifted due to a variation in subthreshold slope, S, 
for the different p-MOSTs but this is difficult to incorporate into simulations due to the 
complexity of the model employed in SPICE. However, the p-MOSTs were seen, in Chapter 
2, to exhibit a very high level of interface states, NSS = 2.0 x 10
12cm-2. This is consistent with 
the increased subthreshold slope of 16.4mV, which corresponds to an NSS of 1.8 x 10
12cm-2. 
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(a)           (b) 
Figure 5.4 - Simulated, theoretical and experimentally measured delay times. (a) Original simulation data 
and theoretical values calculated using (5.5);  (b) Shifted simulation data and theoretical values calculated 
using (5.6). 
5.4 Series connected neurons 
 
In the schematic of Figure 5.5, the axon circuit is used to introduce a delay between the 
output of Neuron 1 and the input of Neuron 2. The output of Neuron 1, VPSP1, feeds the 
triggering circuitry, as described in Chapter 4. The axon circuit is used to delay the output of 
the triggering circuitry before it is fed into the presynaptic input terminal of Neuron 2. The 
reset transistor, M20, has been connected to the axon output rather than the output of the 
triggering circuitry, to ensure that the circuit is not reset until neuron 2 has fired. 
Simulation results for the circuit are shown in Figure 5.6, which shows VPSP1, VTRIG, VPRES2 
and VPSP2. Two scenarios are shown, one where the delay is 1us and another with a 7ms 
delay, values consistent with the range of biological values described in the introduction to 
this chapter. Synaptic inputs are applied to Neuron 1 until the output of the triggering circuit 
goes high. When VPRES2 goes high The synapse M15/M16 is activated, dumping charge onto 
the VPSP2 and the value of VPSP1 is reset to 0V. Where the longer delay is generated in Figure 
5.6b, it is necessary for VPSP1 to remain above the triggering voltage for the duration of the 
delay period.  
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Figure 5.5 - Schematic of two neurons connected by an axon. The presynaptic input to Neuron 2 is the 
output of Neuron 1, delayed by the axon circuit. 
In practice, as hardware neural networks are often operated faster than biology, delays in the 
order of milliseconds may not be necessary. 
 
5.5 Conclusions and Discussion 
 
A circuit has been presented which can introduce a delay into a neural pathway by utilizing 
the leakage through a sub threshold MOSFET. The approach requires only five MOSFETs 
and a capacitor to produce the delay, which can be engineered to last between several 
microseconds and tens of milliseconds. Compared to the circuits considered in Chapter 1, 
Section 1.3.3, this implementation allows a higher degree of control over the length of the 
delay and has a lower transistor count. A two-stage CMOS inverter chain serves to propagate 
the input signal to subsequent circuit elements once the delay period has elapsed. The theory 
and experimental results presented show clearly the feasibility and scope of the approach, 
which can be integrated with existing spiking neural circuits to produce biological scale 
delays. 
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(a)           (b) 
Figure 5.6 - Simulation of circuit in Figure 5.5. A delay of 1us is introduced in (a). The circuit is then 
reset. VW1 = 0.85V, VW2 = 0.7V, VLEAK1 = 0.22V, VLEAK2 = 2.2V, VLEAK3 = 0.25V. The delay in (b) is 7ms, all 
voltage are equal, other than VLEAK1 and VLEAK2, which are set to 0.2V and 2.55V respectively. 
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Chapter 6: VLSI Issues 
 
6.1 Introduction 
 
In previous chapters, the synapse, neuron and axonal delay circuits have been studied in 
isolation, in order to evaluate and characterise their operation. However, the success of any 
large scale implementation depends not only on the ability of individual cells to replicate 
their biological counterparts, but also on how well the cells can be scaled up. Hundreds of 
thousands of interconnected cells may be required for a given application. From a hardware 
perspective, this raises a number of issues, which are discussed in this chapter. 
Section 6.2 considers the effects of device variability, Section 6.3 covers issues associated 
with the scalability of the technology, where a standard neural cell is proposed. Section 6.4 
discusses weight storage and training methods using a standard benchmark exclusive-OR 
(XOR) circuit built from the functional blocks described in earlier chapters. The latter section 
draws on the contributions from other researchers in an EPSRC funded project [1].  
Conclusions are drawn in Section 6.5. 
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Figure 6.1 - Neuron circuit with two terminal (static) synapse. 
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Figure 6.2 – Simulation results showing the effect of a threshold voltage shift of 50mV. 
 
6.2 Device variability 
 
Variation in the physical characteristics of fabricated silicon devices is inevitable. The effects 
of variability are not limited to the devices described in this thesis, any implementation of 
neural hardware, particularly those where analogue circuitry is used, will face similar 
problems. In this section, two kinds of variability will be discussed. The first is variability 
between separate chips, the second is variability among devices on a single chip.  
The first issue is the simpler of the two with which to deal. For example, consider the neuron 
circuit, shown in Figure 4.1. A universal threshold voltage shift of 50mV between two sets of 
chips would manifest itself as shown in Figure 6.2. The ΔVPSP vs. VW characteristic would be 
shifted by 50mV along the x-axis from its ‘typical’ position. Clearly, if two such circuits 
were operated using the same voltage levels, the results would be considerably different.  
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Figure 6.3 - Simulation results showing the effect of an increase in CPSP of 10%. 
Assuming that suitable test structures are in place on each chip to facilitate accurate threshold 
voltage measurement, this problem can be solved through the application of a DC bias 
voltage, equivalent to the shift in threshold voltage, to the VW device.  In addition, there are a 
number of techniques available where feedback circuitry is used to apply substrate bias to 
compensate for process variations [2, 3]. 
Another, slightly more complicated example, is that of a variation in capacitance. Consider a 
10% increase in capacitance at the VPSP node, implemented by attaching an additional 
capacitance of 0.3fF to the node. The value of ΔVPSP depends on CPSP according to: 
 
ΔVPSP =
𝑄𝑊
𝐶𝑃𝑆𝑃
 (6.1) 
The results would be a smearing of the ΔVPSP vs. VW characteristic, as demonstrated in 
Figure 6.3 where the dynamic range of the neuron is increased. Again, given that the 
characteristics of the neuron will be known in advance, it would be possible to modify any 
weight update system used to take into account this difference. A 100mV increase in the 
value of ΔVPSP would require a VW increase of 4mV for the original case and 5mV when the 
capacitance is increased. As seen in Chapter 4, Section 4.3.1, CPSP has a voltage dependence: 
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Figure 6.4 -  Simulation results showing effect of increasing CVIN through additional synapses on the rise 
time of VPSP. Input pulse width is 10ns. 
 
 𝐶𝑃𝑆𝑃  = √
𝑞𝑁𝐴𝜖𝑠𝑖𝜖0
2(𝜑𝑏 + 𝑉𝑃𝑆𝑃)
𝐴 + 𝐶𝑃 (6.2) 
This will also cause some variation in the value of ΔVPSP, but be counteracted in a similar 
fashion, as any changes in CPSP can be fed back into the training algorithm. 
The fall time of the PSP is dependent on CPSP according to: 
 
𝑡𝑓𝑃𝑆𝑃 =
Δ𝑉𝑃𝑆𝑃𝐶𝑃𝑆𝑃
𝐼0𝑒
(
𝑞𝑉𝐿𝐸𝐴𝐾
𝑚𝑘𝑇 )
 (6.3) 
If the capacitance increases, the fall time will increase proportionally. A suitable increase in 
the value of VLEAK would counteract the increase in CPSP, leaving tfPSP unchanged. 
The second type of variability is more difficult to counteract. Unanimity between separate 
device on a single chip cannot be guaranteed. However, from a strictly biological point of 
view, variation between individual cells is not uncommon. Different neurons can have 
different decay periods, respond differently to identical synaptic inputs and have varying time 
constants for facilitation and depression [4]. Even a single neuron can react differently over 
time in response to similar inputs [5-7].  
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Figure 6.5 - Neuron with triggering and reset circuitry. Transistor dimensions: M6/M8 – 3.5µm x 0.35µm, 
M7/M9 – 0.4µm x 3.5µm, M10 – 0.4µm x 0.35µm. 
This suggests that large scale neural systems will be able to function effectively despite 
variations between individual cells, assuming that suitably robust learning algorithms are 
used. Even still, it is advantageous to be able to deal with potential issues in advance. 
Given that the characteristics of each individual device cannot be measured, or that it is 
impractical to do so, the techniques described for dealing with chip wide variations cannot be 
used for this scenario, although it may be possible to use some of the substrate biasing 
techniques mentioned earlier, the effects of possible variations are more effectively solved 
through considerations at the design stage. Several steps can be taken during layout creation 
to reduce the possibility of unwanted variations. Device matching, dummy structures, 
symmetry, large transistors and the use of identical wiring paths are all common techniques 
used to minimise variability [8]. 
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Figure 6.6 - Simulated results with and without triggering circuitry showing ΔVPSP. 
6.3 Scalability Issues and Standard Neuron Cell 
 
Scaling up the neural circuitry requires some thought to be given to the connectivity of the 
devices. There are two components of connectivity to be considered. The number of synapses 
connected to a neuron is one and sets the value of CVIN, the capacitance associated with the 
VIN node; The other is the output capacitance, CPSP, which is dependent on the choice of 
output circuitry. Higher levels of connectivity also increase the amount of silicon area 
required for layout, as, in a fully connected system, the number of metal interconnects 
required increases dramatically as the number of devices is increased [9]. 
Connecting additional synapses to the neuron increases the value of CVIN, which affects the 
rise time of the PSP, as it has a dependence on CVIN, given in Chapter 4, Section 4.2.2. ΔVPSP 
and the fall time are not affected. The change in rise time is illustrated in Figure 6.4 which 
plots the rise time against VW for 1, 5, 10 and 20 synapses.  
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Figure 6.7 - Simulated results with and without triggering circuitry showing fall time, when ΔVPSP = 1V. 
The effects of increases in CPSP have been described in the previous section – the dynamic 
range and fall time are increased. Two possible output configurations have been considered in 
this thesis, the standard neuron circuit shown in Figure 4.1, and the triggering circuitry, 
shown in Figure 6.5.  
The addition of triggering circuitry introduces an additional capacitive loading to the node. 
Figure 6.6 and Figure 6.7 show the differences in ΔVPSP and the fall time for the two sets of 
circuitry. The value of CPSP is also increased if inhibitory synapses are connected to the 
neuron circuit, as described in Chapter 4, Section 4.5. 
While there is no set limit on the level of input and output connectivity, it is useful from a 
design point of view to define a ‘standard’ neuron cell, with a fixed number of inputs and 
uniform output circuitry. Not only does this mean that each cell will operate in a similar 
fashion, it also simplifies the layout creation process, as a single, modular design can be used 
to create larger networks of neurons. To this end, the configuration shown in Figure 6.8 is 
proposed. It consists of the neuron circuit with 20,  three-terminal, depressing synapses (10 
excitatory and 10 inhibitory), connected to the triggering circuitry. 
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Figure 6.8 - Proposed standard neural cell. 
Having twenty synapses  provides a reasonable level of connectivity, while ensuring that the 
amount of metal interconnects required does not dominate the layout of the cell. If more than 
twenty synapses are required, it is possible to ‘chain’ multiple blocks of synapse together at 
the layout stage, where a single summing neuron receives inputs from several different sets of 
synapses.  
Assuming each synapse shares VLEAK, V1 and VPRES terminals, the cell requires up to 23 input 
voltages, depending on the number of active synapses. The layout for the standard cell is 
shown in Figure 6.9, which was created by a project collaborator [1]. The metal interconnect 
lines, at either side of the cell, consume approximately half of the total area, with dimension 
of 87.3µm x 32µm. A chip of dimension 1mm2 would be able to fit up to 360 of these 
standard cells (360 neurons, 7200 synapses). In reality, some of the silicon area will be 
consumed by additional control circuitry and wiring. If it is assumed that such additional 
components were to consume 25% of the available area, it would be possible to fit 270 
standard cells (270 neurons, 5400 synapses) in the remaining space. 
116 
 
 
Figure 6.9 - Layout of standard neural cell, containing 20 synapse and a neuron. Dimensions are 87.3µm x 
32µm. 
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Figure 6.10 - Simulated PSPs from standard neural cell. VLEAK = 0.3V, VP = 0.3V. VW step size is 50mV 
Having established a standard neural cell, it is possible to create an empirical model which 
describes its operation. The approach was to undertake appropriately chosen simulations  to 
allow the building of empirical models for ΔVPSP, the rise time and the fall time as a function 
of VW/V1/VLEAK. For fixed values of V1 and VLEAK, the operation of the entire cell can be 
expressed solely as a function of VW. Simulated PSPs generated by the standard cell in 
response to a single synapse firing are shown in Figure 6.10, for VLEAK = VP = 0.3V. 
From this, a model for the PSP can be generated: 
 t < trPSP 
𝑉𝑃𝑆𝑃 = (𝐴𝑉𝑊 + 𝐵)𝑡
2 + (𝐶𝑉𝑊 + 𝐷)𝑡 + 𝐸 
 
(6.4) 
 
 t > trPSP 
𝑉𝑃𝑆𝑃 = (𝐹𝑉𝑊 + 𝐺)𝑒
−
(𝑡−𝑡𝑟𝑃𝑆𝑃)
2
2(𝐻𝑉𝑊+ 𝐽)2 + 𝐾  
(6.5) 
Parameters A-K are fitting parameters extracted from the simulated results, depending on the 
value of V1 and VLEAK. 
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6.4 Proposed Circuit for XOR Benchmark Problem 
 
Ideally, weight storage and learning circuitry would be integrated into the neural cells on a 
single chip. For example, in order to implement spike time dependent plasticity (STDP), it is 
necessary not only to have some mechanism for physically increasing or decreasing the 
weight voltage, circuitry is also required which can determine the order in which pre- and 
post-synaptic signals occur. While such circuits do exist [10-12], it is not possible to include 
an STDP circuit for each synapse, due to the relatively large area required. Given that 
suitable circuitry is not currently available, it is necessary to consider off-chip methods of 
storing and updating weights. Provided sufficient pins are available on a fabricated chip, an 
arbitrary number of adjustable control voltages can be supplied.  
The issue of training is more complicated. Online training, where the network weights are 
adjusted in real time in response to the pattern of inputs and outputs, requires the 
implementation of some form of learning rule (Hebbian learning or back propagation for 
example). This would require the use of a PC or microprocessor to play the role of a 
‘teacher’, which monitors and updates weights as necessary. Another option is to use off-line 
training, whereby the network weights required to solve a particular problem are decided 
upon in advance. This can be achieved through the use of simulations, where an optimisation 
technique is used to find the optimal weights.  
Consider the sample network shown in Figure 6.11, consisting of 2 input neurons, 10 hidden 
layer neurons and 1 output neuron. Each neuron can be considered to be the standard neuron 
cell, the operation of which is described by equations (6.4) and (6.5). The operation of the 
entire network can be simulated using Matlab, or a similar programming environment. For a 
given problem, statistical optimisation techniques can be used to find the optimum set of 
weight voltages.  
A genetic algorithm is a particular type of optimisation technique which mimics the process 
of natural evolution to arrive at a solution. For a given problem, an initial population of data 
sets, in this case the weight voltages, are randomly generated. Each individual in the 
population is evaluated according to some fitness function, which assesses how well they 
solve the problem. 
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Figure 6.11 - 2-10-1 fully connected network of standard neuron cells. 
Individuals are then ranked according to their fitness, with the highest ranking selected to be 
propagated to the next generation of solutions; where they are heuristically modified, 
generally through either a recombination or random mutation, in an attempt to more fully 
explore the solution space. This process can be repeated for a set number of generations, or 
until a suitably accurate solution is found. Providing a solution to the problem exists, the 
genetic algorithm will be able to find it, given enough time. Assuming that the algorithm is 
able to find a suitable set of weights, the chosen values can then be applied to a hardware 
version of the neural network, to evaluate its real world performance. A genetic algorithm is 
well suited to this type of problem as it can handle data sets consisting of multiple variables 
over a large search space, in complex problem domains, without any understanding of how 
the system itself operates. 
A number of benchmark problems have been adopted in neuromorphic engineering; for 
example and in order of complexity, the exclusive-OR (XOR) problem, the Iris flower data 
set and the Wisconsin breast cancer data set. 
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I1 I2 Output 
0 (10us) 0 (10us) 0 (30us) 
0 (10us) 1 (20us) 1 (40us) 
1 (20us) 0 (10us) 1 (40us) 
1 (20us) 1 (20us) 0 (30us) 
Table 6.1 - Truth table for exclusive-or problem. Equivalent spike times are given in brackets. 
An example of how the GA approach could be used to solve the exclusive-or (XOR) 
problem, the truth table for which is given in Table 6.1, is described below. As the network is 
designed to work with spiking inputs, it is first necessary to map the 0s and 1s to spike firing 
times, which are chosen relative to an arbitrary start time, t = 0s. In this case, a ‘0’ at one of 
the inputs is mapped to a spike at 10us and a ‘1’ to a spike at 20us. For the output, 0 and 1, 
spiking times of 30us and 40us are chosen. This means that when a 0 is desired at the output, 
a spike should be generated at 30us; when a 1 is desired, a spike should be generated at 40us. 
An example of the desired situation is shown in Figure 6.12, which shows inputs firing at 
10us and 20us, corresponding to (0,1), and an output firing at 40us, corresponding to a 1. As 
previously stated, the entire network can be simulated using Matlab. The predicted output 
spike firing times can be measured for each set of weights. The fitness can be evaluated by 
comparing the measured firing time with the desired firing time, for the four different 
combinations of inputs. While it would be possible to implement the theoretical model 
developed in previous chapters in Matlab, more accurate results will be generated if the 
empirical model developed in Section 6.4 is used. 
Initial work by project collaborators has shown that, for the network shown in Figure 6.11, a 
set of weights can be found which will solve the XOR problem with a SSE (Sum of Squared 
Errors) of less than 3% [13]. Work is ongoing to produce a test chip containing the network, 
the operation of which can be compared against these initial findings. 
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Figure 6.12 - Illustration of desired outcome for an input of (0,1). A output spike fires at 40us, 
corresponding to a 1. 
6.5 Conclusions 
 
A number of the issues which arise when scaling to large numbers of neural cells have been 
considered in this chapter. Where possible, potential solutions have been outlined with 
examples given. However, until fabricated chips containing such networks are produced, the 
exact effects cannot be fully investigated. Further work is required on the creation of large 
scale networks. To this end, a standard neuron cell has been proposed, several of which can 
be joined together in modular fashion to create networks of spiking neurons. A possible 
application of the neuron cell, to solve the XOR problem, has also been outlined. 
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Chapter 7: Conclusions and Further Work 
 
Neural hardware offers to be a promising alternative to conventional computational 
paradigms. Using conventional silicon processing techniques, it is possible to replicate the 
functionality of biological systems, with the aim of solving certain problems; for example 
pattern recognition, image processing and  forecasting are particularly suited to neural circuit 
approaches.  The inherently fault tolerant structure of the brain also provides inspiration for 
creating more robust, highly parallel systems, with built-in fault tolerance [1]. In this thesis, a 
number of devices have been presented with this aim. In this chapter, a summary of the work 
undertaken and ideas for further work are presented. 
In Chapter 1, a review of the current state of neural networks in hardware was undertaken. A 
number of key requirements of neural circuitry were identified, namely the need for  small 
area and highly scalable devices and circuit architectures, biological plausibility and  low 
power consumption. 
Chapter 2 gave a summary of the relevant device physics of MOS capacitors and transistors. 
Device parameters to be used throughout the thesis were extracted and compared to nominal 
values provided by AMS where appropriate. 
A compact spiking synapse cell was presented in Chapter 3. A two-terminal device was 
shown to implement synaptic plasticity through an adjustable weight voltage, VW. A more 
advanced three-terminal device introduces an additional control voltage, VP, to allow for the 
implementation of additional neurological characteristics, namely depression and refraction. 
Both devices have a small silicon footprint, with dimensions of 2.1µm x 5.0µm and 2.1µm x 
6.2µm when fabricated in a 0.35µm process, which is a smaller footprint than any similar 
device currently reported in the literature. A theoretical model for the operation of the 
synapse was developed and shown to be in good agreement with simulated and experimental 
results. Results obtained from simulations and measured from fabricated chips were analysed, 
to illustrate the ability of the device to implement the key synaptic features described, in a 
comparable manner to their biological counterparts. 
In Chapter 4, it was shown how the synapse can be integrated with the neuron circuit. A 
current mirror is used to temporally sum multiple synaptic outputs. Biologically plausible 
post synaptic potentials are generated, with a controllable decay period implemented through 
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a MOSFET biased in subthreshold. A theoretical model was again developed, supported by 
physically measured and simulated results. Triggering circuitry compatible with the neuron 
circuit was also discussed, allowing the circuit to produce spiking outputs. It was shown how 
the synapse circuit can be operated in either an excitatory or inhibitory fashion, depending on 
how it is connected to the neuron circuit. At this stage, the triggering circuitry and inhibitory 
synapses have only been tested through simulations. Devices laid out on a test chip are 
required in future to confirm their validity. 
A circuit block for the implementation of an axonal delay was discussed in Chapter 5, which 
requires fewer transistors than existing circuits with equivalent functionality. A subthreshold 
MOSFET feeding an inverter chain introduces a delay between a pre- and post-synaptic 
neuron. It was shown that varying the gate voltage of the MOSFET produced a variation of 
the delay time between several microseconds and tens of milliseconds. It was also shown, 
through simulations, how the synapse, axon and neuron could be combined together to create 
a functioning neural cell. 
Chapter 6 addresses some of the issues which will be encountered when scaling the neural 
circuit blocks to become part of a VLSI implementation. The effects of device variability and 
scaling were considered and methods of preventing and dealing with the issues encountered 
were presented. A key issue is that of the area consumed by metal interconnects, as the area 
consumed can increase exponentially with the number of devices. A standard, modular, 
neural cell was also proposed, consisting of twenty synapses and a single neuron, striking a 
balance between a high degree of connectivity and the amount of area consumed by metal 
interconnects. It was estimated that it would be possible to have up to 270 separate neural 
cells on a single 1mm2 chip. Multiple cells can be multiplexed  together to form larger 
networks, with arbitrary topologies. The challenges of weight updates and learning 
methodologies were also considered. While it would be preferable to have all of the training 
and weight update circuitry integrated with the neural cells on a single chip, there is currently 
an absence of such circuitry. In light of this, it is necessary to use offline training methods. 
An implementation of a network using 13 standard cells to solve the XOR problem was 
outlined, where a genetic algorithm is used to find the optimal weights, which can then be 
applied to the synapses using appropriate external circuitry. 
The ability of the devices described in this thesis to produce biological plausible outputs has 
been confirmed by the theoretical analysis and results presented. Further work should 
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concentrate on the creation of networks of devices, such as the one proposed for the solution 
to the XOR problem, in order to investigate the potential of the circuitry to create functional, 
large scale neural networks. The design of a chip containing the standard neural cell and the 
XOR network is currently being undertaken. A number of other substantial challenges also 
exist. The most suitable methods of connecting large scale networks of spiking neurons 
together should be investigated. As previously stated, conventional metal interconnects can 
quickly dominate the chip area as networks are scaled up. Methods for the storing and 
updating of synaptic weights are also required. While it is possible to set the synaptic weights 
externally for small networks, this approach would not be practical when hundreds or 
thousands of synapses are involved. Currently, methods of implementing learning algorithms 
do exist, but the area consumed precludes their inclusion in large scale systems. Even 
techniques which are relatively simple to implement in software, such as STDP, introduce 
additional complexity when incorporated into a hardware system, due to the need for signal 
coincidence detection. In the future it may be necessary to develop alternative learning 
algorithms which can be tailored to the strengths and weakness of neural hardware.. 
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Appendix – Test Chip Design and Fabrication 
 
A1.1 Introduction 
 
All prototype chips were fabricated in a three metal 0.35µm n-well process from Austria 
MicroSystems (AMS). Fabrication was coordinated through the Europractice service and 
performed at the IMEC facility in Belgium. Layouts were created and verified using the 
Cadence software package configured for the 0.35µm AMS process. Two separate prototype 
chips were produced. The first was received in May 2008 and the second in June 2009. 
This appendix details the procedure of preparing the prototype chips for fabrication and 
subsequent testing. Creation of circuit layouts, routing, electrostatic discharge (ESD) 
prevention, output buffering, chip contents, packaging, PCB design and the experimental 
setup are considered in detail. 
 
A1.2 Circuit Layouts 
 
Initially, customisable layouts were created for the synapse, neuron and axon cells, shown in 
Figure A13 - Figure A16. Having done this, all further layouts could be completed by placing 
these cells and adjusting the transistor dimensions where necessary. Large area (100µm x 
100µm) MOS capacitors and MOSFETs using standardised layouts provided by AMS were 
included for the purposes of extracting device parameters.  
Bondpads were included at output nodes. A bondpad is a 70µm x 70µm arrangement of the 
three metal layers stacked upon each other with multiple vias connecting the layers. The top 
metal layer of the pad is left exposed and can either be probed directly or wire bonded. The 
predefined layout for a bondpad is provided by AMS and is shown in Figure A17. The 
capacitance of such a pad can be conservatively estimated from a back annotated simulation 
to be approximately 100fF. 
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Figure A13 - Two gate synapse layout ( 2.1µm x 5.0µm). 
 
 
Figure A83 - Three gate synapse layout (2.1µm x 6.2µm). 
Voltages are supplied to the chip through bondpads  at the periphery of the chip. The supply 
rail and input voltage connections are taken from the bondpads and routed in a grid structure 
around the chip. Primary horizontal and vertical voltage rails are implemented on metal 
layers 35µm wide.  At this width a DC current of 35mA and a peak AC current of 1050mA 
can be carried by the voltage rails[1]. The maximum expected DC/AC current levels for the 
whole chip are approximately 10uA and 25mA. The VDD and ground connections are routed 
onto the chip from multiple bondpads. This creates parallel connections which reduces the 
overall resistance of these rails. Voltages are supplied to the individual neuron/axon circuits 
by routing narrower metal paths from the primary lines to the circuit nodes. The final layouts 
for the two test chips are shown in Figure A87 and Figure A88. 
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Figure A84 - Neuron layout (17.5µm x 19.4µm). 
 
 
Figure A16 - Axon layout (17.2µm x 22.3µm). 
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Figure A17 - Output bondpad connected to neuron circuit. 
 
 
Figure A87 - Layout of 1st test chip. Dimensions are 2.059mm x 1.970mm. Area = 4.056mm2. 
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Figure A88 - Layout of 2nd test chip. Dimensions are 3.200mm x 3.200mm. Area = 10.240mm2. 
A1.3 Output Buffers 
 
In order for the synapse/neuron/axon circuit to effectively drive the capacitance of an output 
pad, it is necessary to include output buffering circuitry. Figure A89 shows how a source 
follower on split supply rails is used as an output buffer. In the situation shown, the buffer is 
being used to measure VPSP. There is a corresponding output buffer measuring the value of 
VIN and one for the axon circuit. The buffering circuitry should not significantly alter the 
operation of the circuit being measured. 
VSS must be set such that M6 and M7 are always operating above threshold. The worst case 
scenario corresponds to VPSP = 0V. At this point, M6 will be at threshold when: 
 −𝑉𝑂𝑈𝑇 = 𝑉𝑇 (A6) 
M7 will be at threshold if: 
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Figure A89 - Source follower connected to the VPSP node acting as an output buffer. Split supply rails are 
used for the buffer. 
 𝑉𝑂𝑈𝑇 − 𝑉𝑆𝑆 = 𝑉𝑇 (A7) 
Combining (2.24) and (A7) gives: 
 𝑉𝑆𝑆 = 2𝑉𝑂𝑈𝑇 (A8) 
M6 will have a substrate bias equal to VOUT, while a negative VSS will introduce a substrate 
bias to M7. The substrate bias effect shifts the threshold voltage by an amount: 
 Δ𝑉𝑇 = 𝛾(√𝑉𝑆𝑈𝐵 + 0.82 − √0.82) (A9) 
The dimensions of M6 and M7 must be chosen such that the output buffer is able to match 
the slew rate of the original signal, taking into account the capacitive loading of the output 
pad. Estimates for the required rising/falling slew rates are  1V/ns and 0.1V/ns. With CL = 
100fF, this corresponds to currents of 100uA and 10uA. Given that the rise time is set by M6 
and the fall time by M7, this suggests M6 should have an aspect ratio ten times that of M7. 
An estimate for the resting value of VOUT can be found by equating the currents in M6 and 
M7 for VPSP = 0V, where both are saturated. The effect of substrate bias on M6 and M7 is 
ignored: 
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2 (A10) 
Simplifying, substituting VPSP = 0V and rearranging for VOUT: 
 
𝑉𝑂𝑈𝑇 =
(√
𝑊𝑀7
𝐿𝑀7
− √
𝑊𝑀6
𝐿𝑀6
) 𝑉𝑇 + √
𝑊𝑀7
𝐿𝑀7
𝑉𝑆𝑆
(√
𝑊𝑀7
𝐿𝑀7
− √
𝑊𝑀6
𝐿𝑀6
)
 
(A11) 
 
With VT = 0.46V and taking W/LM6 = 10W/LM7, 
 
𝑉𝑂𝑈𝑇 =
−1.45 + 𝑉𝑆𝑆
4.16
 (A12) 
Combining (A7) and (A12) gives VSS =-1.36V for which M6 and M7 will always be above 
threshold. To ensure correct operation of the circuit, an operating value of VSS = -1.5V was 
chosen. 
Having chosen a value for VSS, the effect of substrate bias in (A10) can be considered and a 
more accurate quadratic expression relating VOUT to the value of VPSP can be generated: 
 17.3𝑉𝑂𝑈𝑇
2 − (9.0 − 26.3𝑉𝑃𝑆𝑃)𝑉𝑂𝑈𝑇 + (1.4 − 3.1𝑉𝑃𝑆𝑃)
2 − 2.6 = 0 (A13) 
which can be solved to give VOUT as a function of VPSP. 
The worst case current flow through M6/M7 will be for small values of VPSP. Taking the case 
of VPSP going from 0V to 0.1V. This corresponds to VOUT going from -0.58V to -0.51V. The 
initial current through M6 is: 
 
𝐼𝐷 =
𝛽
2
𝑊𝑀6
𝐿𝑀6
(𝑉𝑃𝑆𝑃 − 𝑉𝑇0 + Δ𝑉𝑇 − 𝑉𝑂𝑈𝑇)
2 (A14) 
As the value of VOUT at this point is negative, the threshold voltage of M6 is decreased, hence 
the + ΔVT term which can be calculated using (A9). Substituting β = 170uA/V2, VPSP = 0.1V, 
VT = 0.46V, VOUT = -0.58V, γ = 0.56 (Value taken provided by AMS) and WM6/LM6 = 10; 
(A14) gives ID  = 120uA, which exceeds the initial specification of 100uA. 
When VPSP is discharging, the current through M7 will be: 
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Figure A90 – Simulated, theoretical and measured buffer transfer characteristic. 
 
𝐼𝐷 =
𝛽
2
𝑊𝑀7
𝐿𝑀7
(𝑉𝑂𝑈𝑇 − 𝑉𝑇 + Δ𝑉𝑇 − 𝑉𝑆𝑆)
2 (A15) 
Again, the negative value of VSS decreases the threshold voltage of M7. Taking VOUT = -
0.51V, VSS = -1.5V and WM7/LM7 = 1 gives ID = 65uA, which again exceeds the initial 
specification of 10uA. 
To extract the actual voltage at VPSP from the output of the buffer, it is necessary to have an 
accurate expression for the gain of the buffer. While (A13) can be used to give approximate 
values, more accurate results will be obtained if the transfer characteristics of the buffer is 
physically measured. Figure A90 plots the transfer characteristic of the buffer (ΔVOUT vs. 
ΔVIN); values measured from the fabricated chips are shown alongside simulation results and 
theoretical values. There is reasonable agreement between the simulated and measured values 
across the entire voltage range. The theoretical curve has a similar gradient to the other 
results, except for low values of VIN, where a mismatch can be seen. At low values of VIN, 
M6 and M7 will be operating near the threshold voltage, with lower currents, slightly 
reducing the gain of the buffer. Curve fitting tools were used to produce an expression for the 
gain of the buffer, based upon the results measured from the fabricated chips: 
(V
) 
(V) 
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 VOUT
VIN
= 0.21 + 0.45 (
(VOUT)
1.71   
0.27(VOUT)1.71
) (A16) 
Where experimental results have been presented throughout this thesis, the values shown are 
those calculated using (A16), rather than the measured voltages from the output buffer. 
 
A1.4 ESD Protection 
 
Unforeseen electrostatic discharge (ESD) events can have disastrous consequences for ICs, 
ranging from increased leakage currents to complete breakdown of dielectric structures. Thin 
gate oxides are especially prone to damage. The Human Body Model (HBM) represents the 
ESD from human contact with an IC and is the most commonly used model for IC 
development. HBM events are typically 1kV or more in magnitude [2]. Steps to guard against 
damage from ESD events is taken at the circuit design/layout level; AMS provides a set of 
design rules to achieve a minimum ESD protection rating of 2kV-HBM[3]. 
 
ESD Protection is required between the VDD and ground rails and for each of the input and 
output pads present on the chip.  The ESD design rules differ for input/output pads depending 
on whether the signal they carry is analog or digital. All of the input/output signals, with the 
exception of VPRES, can be considered analog signals and utilise a common ESD protection 
scheme. Figure A91 shows this ESD protection circuitry; the ESD protection between VDD
 
and ground. Figure A92 shows the ESD protection for the VPRES pad. 
Two types of ESD protection devices are used. The first is a large area diode (D1 – D5). 
Under normal operating conditions, all diodes are reverse biased. The occurrence of an ESD 
event on one of the inputs or on the ground rail will forward bias the affected diodes and 
excess current is conducted towards the VDD rail, protecting the internal circuitry. Figure A93 
shows the standard layout of an ESD protection diode, as specified by AMS [3].  
The second ESD protection device is the snapback device (S1-S3). The snapback device 
present in the schematic of Figure A91 forms a parasitic bipolar transistor between VDD and 
ground. 
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Figure A91 - ESD protection for input/output pad (D1, D2) and between VDD and GND (D3, S1). 
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Figure A92 - ESD protection for VPRES pad. 
VDD and ground function as the collector and emitter terminals respectively, the substrate 
functions as the base terminal. Under normal operating conditions, the collector-base junction 
is reverse biased below the breakdown voltage of the junction. An ESD event of sufficient 
magnitude will increase the reverse bias on the junction such that avalanche breakdown 
occurs. Holes move towards the substrate contact and the base-emitter junction becomes 
forward biased. As the base-emitter voltage reaches 0.7V, the parasitic transistor turns on and 
the ESD current flows to the ground rail. A layout of the snapback device is shown in Figure 
A94. 
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Figure A93 - Layout of an ESD protection diode. 
 
Figure A94 - Layout of a snapback ESD protection device. 
A1.5 Chip Packaging 
 
The final step of the IC fabrication process is the packaging of the chips. Each die is mounted 
onto one of the chosen package types (Dual In Line, Pin Grid Array, Ceramic Leaded Chip 
Carrier etc.). Where required, bondpads on the chip can be connected to the corresponding 
bondpins on the package.  
The package which was chosen for the fabricated chips was the 40 pin DIL package. The 40 
available pins can accommodate all of the input requirements for the chip and it is easily 
mounted onto a printed circuit board. Figure A95 shows a schematic view of the DIL 
Package. Figure A96 and Figure A97 show the correspondence between the bondpads on the 
chips and the pins on the package for the two fabricated chips. In addition to the connections 
between bondpads and pins, a connection is made from the package directly to the substrate 
for each chip.  
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Figure A95 - Schematic view of 40-pin DIL package. 
 
 
Figure A96 - Layout of 1st chip in 40-pin DIL package. 
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Figure A97 - Layout of 2nd chip in 40-pin DIL package. 
A1.6 Measurement Setup 
 
A packaged chip from the first round of chip fabrication is shown in Figure A98. A printed 
circuit board (PCB) was created to house the chip, Figure A99. A 40-pin zero insertion force 
(ZIF) socket was mounted to the board. To supply voltage inputs to the chip, several angled 
BNC sockets were also mounted; their input pins were routed to the appropriate pins on the 
ZIF socket. This process was repeated for the second set of fabricated chips. 
DC voltages were supplied to the PCB using an HP416A Semiconductor Parameter Analyser, 
which can supply up to eight independent, controllable DC voltages. An Agilent 33220A 
Pulse Generator was used to supply the voltage pulse to the VPRES terminal. 
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Figure A98 - Fabricated chip in 40-pin DIL package with taped lid. 
 
 
Figure A99 - PCB used to interface with chip. 
Measurements were taken from the chip by direct probing of output pads using a probe 
station. Voltage waveforms were recorded using a Tektronix TDS1012 Oscilloscope which 
can be interfaced with a PC for the storage and analysis of waveforms. 
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